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Abstract
Semiconductor power devices are the most momentous constituents of any power con-
verter system. Fast switching, compactness, high performance and efficiency, and high
temperature operation are the exacting challenges experienced by conventional silicon (Si)
power device based power converters in many applications. In this dissertation, the wide
bandgap (WBG) power devices are studied and used to transcend the limitations imposed
by the Si power devices. It mainly focuses on characterization and analysis of the be-
havior of WBG power devices as well as design and development of efficient, high per-
formance, and reliable dc–dc power converters based on WBG technology. First, using
computer simulations, a comprehensive and detailed study is conducted toward attaining a
non–isolated dc–dc buck converter with high performance and efficiency for industrial ap-
plications. Converter level power device characterization and overall converter efficiency
evaluation are performed and discussed. Furthermore, for high step–up applications such
as the integration of low voltage renewable energy sources with a load or utility, highly
efficient dc–dc SEPIC and ZETA converters are designed and proposed. Different power
device combinations are tested in the structure of these converters in order to quantify the
potential of each power device in overall converter performance enhancement.
In addition, laboratory experiments are set up and thorough characterization study and
evaluation are carried out experimentally of the behaviors of three 1200 V level power
devices using the same setup. It is aimed to extract the key characteristics of each power
device toward quantifying their potentials in applications of power converters. The impacts
ii
of the turn–on and turn–off gate resistances on each power device’s switching performance,
switching energy losses, and switching speed capabilities are determined and discussed.
The optimal driving condition is addressed for each power device. Also, the correlations
between the switching energy losses and the power device’s blocking voltage and current
are analyzed and reported. Moreover, the power devices are experimentally explored and
assessed in a non–isolated dc–dc buck converter. The operation, thermal condition, and
efficiency of the converter with each power device are studied and reported. The results and
analyses provide deep insights, guidelines, and prospects for the design and development
of advanced power conversion systems.
iii
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Energy consumption worldwide is strongly correlated with the global economy. The
robust economic progress and social development due to the global gross domestic product
growth are consistently increasing the trend of energy demand status [1]. For instance, in
2018, the consumption of energy raised up globally by 2.3%. Consequently, this led the
energy related carbon dioxide emissions to increase by 1.7% to reach of 33.1 Gt. The emis-
sions from the power generation sector formed around two–thirds of that total emissions
outgrowth [2]. As a result, expanding power generation using sustainable energy resources
was inevitable. In recent years, renewable energy sources reaped substantial attention and
played a central role in the power generation sector. An immense amount of renewable
technology based power generation is added to the power system annually with a projec-
tion of growth in the future [3, 4]. Therefore, renewable energy sources present two main
advantages: (i) they help to supply the increased energy demand; and (ii) diminish the
global dependency on fossil fuels to mitigate their effects on environmental changes, such
as global warming. Among the other alternatives, solar energy and wind power are consid-
ered efficient and cost–effective solutions for clean power generation, and hence, they have
been massively deployed. The global installation of photovoltaic (PV) generation reached
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505 GW and 591 GW of wind power at the end of 2018 [5]. All this indicates that the world
transits extremely toward clean power generation, and as mentioned earlier, this transition
will help to reduce the negative side effects of fossil fuels.
A power converter is a device that processes and controls the electric power through
a switching mechanism and changes its characteristics such as voltage, current, and fre-
quency from one level to another. A dc–dc power converter is one that manipulates the
characteristics of dc voltage sources, where the voltage is stepping up or down by the
process of storing and releasing the energy through reactive elements with the use of semi-
conductor power devices [6]. Currently, dc–dc power converters play a vital role and are
widely demanded by many applications ranging from power supplies, energy storage sys-
tems, electric vehicles, fuel cell systems, industrial utilities, and renewable energy systems
[7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20]. In the renewable power generation
sector, dc–dc power converters are used as interfaces between the renewable technologies
such as PV systems and the distribution systems or the dc power systems. Currently, a ma-
jor amount of electric energy around the world is dissipated as a result of multiple energy
conversion processes within the electric power generation, distribution, and storage stages.
Therefore, in most of the applications that rely on energy conversion systems on their struc-
ture, energy savings and efficiency represent the major concerns. The extreme importance
of efficiency is not only due to the enormous fraction of dissipated energy, but its cost as
well. Increasing the performance and reliability of power converters are imperative in order
to design highly energy–efficient applications. Hence, one issue of concern is mitigation of
operational power dissipation such that the total system loss is minimized.
The key building components of any power converter are the semiconductor power
devices. The switching and conduction process of these power devices contribute a major
portion of power converters’ loss. The persistent advancement over many years in silicon
(Si) technology resulted in two main consequences: (i) massive manufacturing and low cost
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of Si based power devices; and (ii) large deployment of these devices in power converter
design. However, the main drawback is that such devices have reached to their material
theoretical limitations and thus, the power loss as well as high switching, high voltage, and
high temperature operations represent serious obstacles in many applications. For instance,
there is no Si based metal–oxide–semiconductor field–effect transistor (MOSFET) that can
operate at high voltages. While insulated–gate bipolar transistor (IGBT) that is based on
Si technology represents preferred candidate for low switching frequency applications. As
a result, designing high performance power converters depending on Si technology has
become a critical and difficult issue in many of today’s applications. Therefore, the need
for high performance and reliable power devices based on other types of materials are
inevitable toward moving to the next generation of high performance of power conversion
systems [21, 22, 6].
The progress of wide bandgap (WBG) technology based power devices in recent years
provides large ambition to overcome the above mentioned challenges of power converter
systems. The main goal of this work is to advance energy savings through exploiting the
outstanding physical properties of the WBG semiconductors in designing and developing
advanced future power conversion systems. The presented solutions in this dissertation
will assist and enable power converter designers to design advanced, highly efficient, high
performance, and reliable power converters to meet important requirements of a multitude
of applications. The study scope extends from power device characterizations at both the
converter and device levels, capturing device key attributes and potentials, through detailed
comparative analyses and evaluations, to high performance dc–dc power converters design.
Computer simulations using LTspice XVII and laboratory experiments are used to obtain
the results presented in this dissertation.
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The main contributions of the work in this dissertation are listed as follows:
• Exploitation and employment of the eminent physical and electrical characteristics
of WBG material based power devices to design advanced dc–dc power converters.
• Design of an efficient, high performance, and reliable non–isolated dc–dc buck con-
verter for battery charging in industrial applications. A comprehensive approach
considering different combinations of power devices was applied. The uniqueness of
the designed converter was addressed.
• Development of an all silicon carbide (SiC) power device based dc–dc single–ended
primary–inductor converter (SEPIC) suitable for low voltage renewable energy source
applications. Comparison and evaluation of its performance with other different
power device combinations based SEPIC converters were carried out and reported.
• Design of a highly efficient dc–dc ZETA converter based on a hybrid combination
of gallium nitride (GaN) enhancement mode high electron mobility transistor (E–
HEMT) and SiC Schottky diode for high step–up applications. Its effectiveness
and performance to work efficiently under different operating conditions were ex-
tensively studied and evaluated.
• Experimental extraction of the key characteristics of three 1200 V level power de-
vices. Several of these characteristics were not available and they were not thor-
oughly explored. This was performed through extensive characterization study by
quantifying the switching performance for each power device.
• Optimal driving conditions of the 1200 V level power devices under study were de-
termined experimentally through studying the relation between device energy losses,
voltage and current ringing, and gate resistances.
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• Fair comparisons between the key characteristics of the power devices were per-
formed under consistent test conditions.
• Determination of the loss profiles for the power devices under study through per-
forming detailed analysis of the switching energy losses and switching speeds at
both device and converter levels.
• Experimental quantification of the potentials of the 1200 V level power devices under
study for the applications of hard–switched power converters.
• The results and provided analyses in this work exhibit guidelines and valuable knowl-
edge that may assist power converter designers to design and develop advanced future
power conversion systems.
The remainder of this dissertation is organized in several chapters as follows. Chap-
ter 2 presents the WBG technology and a literature review on its employment in power
converter systems’ development. In Chapter 3, three non–isolated dc–dc buck converters
are constructed based on three different power device combinations as: Si MOSFET/Si
diode, SiC JFET/SiC Schottky diode, and GaN E–HEMT/SiC Schottky diode. The per-
formed comparative design and performance study identified the potential of each device
combination and the most efficacious nominee for a high performance non–isolated dc–dc
buck converter under different operating conditions. Chapters 4 and 5 are devoted to the
design of high step–up dc–dc power converters with WBG power devices for low voltage
renewable energy applications. Such power converters represent the pivotal parts for the
integration of a PV panel module or fuel cell stack with a load. In this context, increasing
the power converter efficiency may maximize the overall efficiency of the system. This is
a accomplished in Chapter 4, where an all SiC power device based dc–dc SEPIC converter
is proposed, and also in Chapter 5, where a highly efficient dc–dc ZETA converter based
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on GaN E–HEMT and SiC Schottky diode power devices is designed and explored. In
Chapter 6, a laboratory hardware setup and a methodology for performing experimental
tasks and studies are presented. Chapter 7 presents a comprehensive experimental charac-
terization study and assessment of the performance of a 1200 V SiC cascode, a 1200 V
SiC MOSFET, and a 1200 V Si IGBT under the same hardware setup. This study provides
valuable insights about the behavior and performance of these power devices and quanti-
fies their potentials in performance enhancement of power converters. Chapter 8 ends the
dissertation with conclusions and proposed future work.
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Chapter 2
WBG Semiconductors: a Literature
Review
2.1 WBG Materials
According to the band theory, the discrete energy levels of a solid atoms are interacted
together and split into new energy levels which will be owned by all the atoms of that
solid. When the space among the atoms decreases and reaches the equilibrium inter–atomic
distance, the new energy levels divide to form two continuous bands called the conduction
band and valence band. These two bands are accessible to electrons and they are normally
separated by a gap with no electron energy states existing at sufficiently low temperatures.
Hence, the bandgap, which is also known as the energy gap or forbidden band, is the
difference in energy between the valence band’s highest energy level and the conduction
band’s lowest energy level. It represents a sufficient quantity of energy needed to release
the electrons from the bonds in the valence band to have a freedom of movement and
then conduct an electric current. The electrical characteristics of a material are strongly
related to its energy band structure. Fig. 2.1 depicts typical energy band structures of
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insulator, semiconductor, and metal materials at 0 K [23]. It can be seen that insulator and
semiconductor materials share the same energy band structure at 0 K. Their energy band
structures consist of a valence band with full electrons, a conduction band with totally
empty states, and a bandgap where no energy states can be permitted. However, they are
substantially different in terms of bandgap width. Semiconductor material has a smaller
bandgap than that of the insulator, and hence, its valence band electrons can be excited
easily through a heat or light energy source and move to the conduction band. On the other
hand, metal is characterized as a high electrical conductivity material because its valence
and conduction bands are either overlapped, i.e., no bandgap exists, or partially filled where



















Figure 2.1: Typical energy band structures of insulator, semiconductor, and metal materials
at 0 K.
As noted earlier, semiconductor material stands in an intermediate position between in-
sulator and metal materials in terms of bandgap width. It acts as an insulator at 0 K, while
it conducts an electric current at temperatures relatively higher than 0 K. In the context of
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bandgap width, any semiconductor material that has a bandgap equal to or larger than 2.2
eV is known as a WBG semiconductor [25]. There are many categories of these materials
in the literature. Chief among these are SiC material, GaN material, and the diamond ma-
terial. The outstanding properties of SiC and GaN materials render them technically suited
for high power amplifiers, nonvolatile random access memory, lighting, radio frequency,
power device, and other applications [25, 26, 27, 28]. On the other hand, due to its ex-
traordinary properties, diamond material has been employed in field emission devices and
in sensors [29, 30, 31]. Exploitation of the promising superior merits of WBG materials
in the sector of switching power devices and assessment of their potentials in power con-
version applications are the main scopes of this work. SiC is a compound consisting of Si
and carbon atoms. It is a hard and strong material since most of the bonds in its crystal
lattice are covalent. There are several different SiC polytypes due to the multiple ways in
which the layers of Si and carbon atoms arrange [32]. Among all, 4H–SiC and 6H–SiC
have received a great deal of attention within the field of SiC research and developments.
Whereas recently, the usage of 4H–SiC polytype has prevailed in the fabrication of SiC
power devices. In what follows, 4H–SiC is referred to as SiC for the sake of simplicity.
GaN is a compound consisting of gallium and nitrogen atoms. It is also a very hard material
that has mostly a wurtzite hexagonal structure, while it can have also a zincblende cubic
structure. However, diamond is considered the strongest material due to the covalent bonds
that link its carbon atoms.
Table 2.1 shows the key physical properties for a set of semiconductor materials [33].
The table provides those properties that determine to a large extent the operational limi-
tations of power devices. In addition to the temperature dependence, the intrinsic carrier
density of a semiconductor material also relies on the bandgap width. At a given temper-
ature, the larger bandgap width leads to a lower intrinsic carrier density. This implies that
the WBG semiconductors perform their functionality without encountering any high intrin-
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sic carrier density related issues until relatively extreme high temperature values [34, 28].
Thus, the large bandgap width allows WBG based power devices to be serviceable at high
temperature operations. Furthermore, the reverse leakage current, which is a flow of ther-
mally generated charge carriers in reverse–biased semiconductor p–n junctions, is inversely
proportional to the bandgap width. Hence, at a given temperature, the larger the bandgap
width, the lower the reverse leakage current [35].
Table 2.1: Physical properties of Si, 4H–SiC, GaN, and diamond semiconductor materials.
Si 4H–SiC GaN Diamond
Energy gap (eV) at 300 K 1.12 3.2 3.39 5.6
Electric breakdown field (V/cm) 3× 105 3× 106 5× 106 5.6× 107
Electron saturation velocity (cm/s) 1× 107 2× 107 2× 107 3× 107
Thermal conductivity (W/cm K) 1.3 5 1.3 20
Relative permittivity 11.7 10 8.9 5.7
Compared to Si, WBG materials have a higher electric breakdown field. For instance,
this electric breakdown field of the SiC, GaN, and diamond is about 10, 16.66, and 186.66
times higher than that of the Si, respectively. This attribute has the upmost importance
in increasing the blocking voltage and doping density as well as shortening the width of
the drift region. The higher doping density along with shorter drift region width lead to
a lower on–state resistance of a power device. Therefor, WBG materials make it possible
to attain high voltage operation of power devices with low on–state resistance and low
conduction losses [28, 36, 37, 38]. Moreover, thermal conductivity is a major feature that
determines the heat dissipation capability and high temperature applications of a material.
In this context, SiC and diamond materials possesses a higher thermal conductivity and
thus they have lower thermal resistance and better heat spreading [37, 39, 25]. It is worth
mentioning that in spite of the fact that GaN exhibits the lower thermal conductivity, its
high temperature capabilities are due mainly to its large bandgap. The inter–electrode
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capacitance of WBG based power devices are small due to the smaller relative permittivity
of WBG materials. Besides, the electron saturation velocity of these materials is larger
than that of Si material. These two attributes result in rapid switching transients and enable
power devices made with WBG materials to operate at high switching frequencies [37, 38].
Fig. 2.2 summarizes the key properties and their corresponding potential advantages for Si,





















Figure 2.2: Material properties and corresponding potential advantages.
2.2 WBG Power Devices
SiC Shottky diode is considered the first WBG material based power device that pen-
etrated the commercial marketplace [40]. This significant milestone paved the way for a
new era of advance power devices. From the standpoint of system performance and indus-
try application requirements, design and fabrication of diodes with low on–state voltage
drop, low leakage current, fast switching capabilities, and high blocking voltage are the
main targets. Therefore, SiC diodes exist in three different sorts: (i) SiC Schottky barrier
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diode (SBD), (ii) SiC PIN diode, and (iii) SiC junction barrier Schottky (JBS) diode. The
SiC Schottky diode, SiC SBD, uses basically the Schottky diode structure with SiC ma-
terial. The diode conducts current through the majority carrier electrons. The SiC SBD
exhibits fast switching capabilities and low reverse recovery current. The absence of mi-
nority carrier storage of this diode and the small value of its junction capacitance which
needs small charging current are the main reasons for the fast switching and low value of
reverse recovery current, respectively. However, at high temperatures, the SiC SBD has
high leakage current that may decide its blocking voltage limits. The voltage rating of
commercialized SiC SBDs ranges from 300 V to 1.7 kV. The SiC SBDs represent excel-
lent candidates for high switching applications while its reduced reverse recovery current
helps to mitigate the ringing in power converters and reduce diode turn–off time. The SiC
PIN diode possesses higher blocking voltage capabilities compared to the SiC SBD. More-
over, the lower leakage current is the most significant advantage of this diode, rendering
it suitable for high temperature applications. However, its reverse recovery current is high
which may cause notable loss in power converters. The SiC JBS combines the benefits
of SBD and PIN structures and thus it possesses low reverse recovery current along with
high blocking voltage characteristics. The blocking voltage of this diode ranges from 600
V to 3.3 kV. Additionally, the SiC JBS switches quickly owing to the fact that the flow of
majority carrier electrons is responsible for diode conduction [28, 39, 41].
Before selecting a SiC diode for a particular application, it is necessary to grasp the
structures and negative sides of the available SiC diodes in the market. For instance, SiC
SBD power devices are suffering from high leakage currents issues, where their leakage
currents are increasing in a progressive way and lead to degradation of blocking voltage
abilities as time passes and thereby causing device failure. The main reason behind that is
the structural defects which arise due to: (i) the modest structure of these power devices,
basically formed by depositing Schottky metal on SiC epitaxial layer; and (ii) the lattice
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mismatch between the Schottky metal and SiC material. The structural defects appear along
the surface of the Schottky barrier region. During the reverse bias condition of SiC SBD,
the electric field is more concentrated at the region of defects as is illustrated in Fig. 2.3
[42]. Therefore, this part of the power device will face a higher flow of leakage currents and
consequently, its temperature gets higher. In other words, the higher the leakage currents
at the defects region, the higher the temperature at these defects, which lead by time to get
the defects’ sizes bigger and then further leakage currents will flow. These consequences




Figure 2.3: Electric field distribution of SiC SBD under reverse bias condition.
The SiC JBS diode structure has been introduced to avert the aforementioned issues in
SiC SBD power devices. The main idea is to shift the high electric field down from the
defects region at the Schottky barrier. Therefore, P+–wells have been added beneath the
Schottky barrier in the structure of a SiC JBS diode and they establish a depletion region
with the N− drift layer. As it is shown in Fig. 2.4 [42], during the reverse bias condition, the
high level of electric field shifts down, apart from the defects region, through the influence
of the P–N depletion region’s electric field. This is why the SiC JBS diode is more reliable







Figure 2.4: Electric field distribution of SiC JBS diode under reverse bias condition.
As previously mentioned in Chapter 1, Si MOSFETs are limited for low voltage oper-
ations because they experience high conduction loss at relatively high blocking voltages,
e.g., above 1 kV. Besides, the Si IGBTs suffer from high switching loss under fast switching
operations. Hence, SiC power transistors offer an excellent opportunity to overcome these
impediments among others. Generally speaking, the Si power devices with the maturity of
their technologies and developments may compete SiC power devices within the range of
600 V, while at voltages exceed 1 kV, SiC power devices are comparing with their Si IGBT
counterparts. SiC junction field–effect transistor (JFET) is the first SiC technology based
transistor emerged in the market as an alternative of Si power devices [40]. The SiC JFET
is a unipolar power device with a simple structure mostly vertical and easily implemented.
With comparison to the Si power devices, SiC JFETs manifest higher temperature opera-
tions, faster switching capabilities, and have lower on–state resistance. The SiC JFET has
the normally–on characteristic, which renders it undesirable in power converters and some
other applications due to the possibility of some issues during the turn–on process, and
hence power devices with the normally–off characteristic are always favoured. Cascode
topology, which is a hybrid combination of a low voltage enhancement mode Si MOSFET
and a high voltage normally–on SiC JFET, enables the normally–off characteristic. In this
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configuration, the source and gate of SiC JFET are connected to the drain and source of
Si MOSFET, respectively. However, the Si MOSFET will not enable high temperature op-
eration of the cascode topology as well as it contributes to the total power loss by a very
small amount through its on–state resistance [39, 33, 43]. However, additional research and
development activities are required to transcend the big challenge in terms of enhanced and
reliable normally–off SiC JFET power devices.
Apart from SiC JFET, the issue of poor inversion channel mobility on 4H–SiC was the
major impediment facing the development and manufacturing of a reliable SiC MOSFET
power device. In order to achieve a low on–state resistance of SiC MOSFET based on 4H
polytype, the gate oxide electric field needs to be increased as a consequence of low inver-
sion channel mobility. However, a much higher value of gate oxide electric field at a given
temperature may engender degradation concerns of the gate oxide [44]. Applying the same
gate oxidation approach from Si technology produced SiC MOSFETs with unsatisfactory
outcomes [37]. Therefore, emergence of SiC MOSFETs in the commercial marketplace
has been delayed for several years. However, the subsequent technological achievements
have overcome this issue which enabled the production of reliable SiC MOSFETs [45, 46].
The low on–state resistance at high voltages of SiC MOSFET renders it a strong competitor
to the Si IGBT power device. In general, SiC MOSFET is a unipolar device and existing in
two typical structures: planar and trench [47]. The main differences between them are the
absence of JFET region and better channel density of the trench structure SiC MOSFET.
SiC MOSFETs within the voltage range of 1.2–3.3 kV represent excellent options for var-
ious applications. On the other side, development of SiC IGBTs with voltage levels over
10 kV have been reported [48, 49, 50]. These power devices may play a central role in
applications that require high blocking voltages, especially due to the relatively inadmissi-
ble voltage drop of SiC MOSFETs at high voltage levels. SiC bipolar junction transistor
(BJT) power devices have also been developed in recent years [51, 52, 53, 54]. SiC BJT is
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a current controlled device that exhibits fast switching capabilities as its drift region is free
of minority carrier storage. Moreover, it has low on–state resistance and it is free of tail
current during the turn–off transition with no gate oxide reliability issues. Nevertheless,
the reported degradation issues along with its current driving attribute may be considered
as the main impediments of large utilization of these power devices [28, 39].
The physical properties provided in Table 2.1 illustrate that the GaN material possesses
a higher electric breakdown field compared to Si and SiC materials. This implies that a
thinner drift region and thus lower on–state resistance can be attained in GaN based power
devices. Also, as it is discussed earlier, virtue of high electron saturation velocity and low
inter–electrode capacitance allow rapid switching transients for power devices with high
switching frequency capabilities. Therefore, GaN power devices are strong candidates for
highly efficient and high frequency applications. Despite significant research efforts in
recent years, the GaN technology is far less advanced compared to the SiC technology,
especially in its penetration of commercial level. Three different structures are used in
realization of GaN power devices: (i) lateral structure, (ii) vertical structure, and (iii) quasi–
vertical or mesa structure. GaN power devices with vertical structure enable maximum
avail of the distinctive material characteristics of GaN. GaN power devices with lateral
structure have been highly evolved and shown a great potential for future usage [55, 56, 57].
However, for applications with high voltage and high current requirements, the bulk GaN
substrate based vertical GaN power devices may act as better options. This is because they
experience several advantages over lateral GaN power devices in terms of higher blocking
voltage capabilities, alleviated current collapse effect, higher current levels, and higher
potential of heat dissipation [38, 58, 59]. Typically, construction of vertical power devices
necessitates the homoepitaxial growth process. In this process, both the epitaxial layers
and substrate of a power device need to be made using the same material. The difficulties
in obtaining high quality GaN wafers to form the substrate in addition to their high costs
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are still hindering the emergence of vertical GaN power devices in commercial markets.
This is why the majority of currently available commercial GaN power devices are based
on lateral structure [60]. Therefore, foreign substrates based on different materials such
as Si, SiC, and sapphire are used to realize heteroepitaxial growth fabrication. Since it
provides a cost–effective technology, Si is the most utilized substrate in GaN power device
fabrications [61, 62, 63, 64, 65]. It is worth mentioning that in spite of the homoepitaxial
growth manufacturing requirement of vertical GaN power devices, several studies have
been conducted to develop and realize of these devices utilizing Si as a non GaN substrate
in the GaN–on–Si structure [66, 67, 68]. On the other side, several technologies have been
proposed for GaN wafers fabrication. In this context, ammonothermal growth has been
considered as an effective method to fabricate GaN wafers [69].
GaN power diodes, e.g., GaN SBD and GaN PN or PIN diodes, are receiving great
attention and they are expected to compete with their counterparts Si and SiC power diodes.
The majority of GaN power diodes developed in recent years are based on lateral structure
or quasi–vertical structure [70, 56, 71]. Nevertheless, they have also been developed as
vertical power devices using either Si substrate or bulk GaN substrate [67, 68, 72, 73].
GaN based high electron mobility transistor (HEMT), which is also popularly called in
the literature as the heterojunction field–effect transistor, has a lateral structure based on
aluminium gallium nitride (AlGaN)/GaN heterojunction. This AlGaN/GaN heterojunction
renders the GaN HEMT power device possessing two–dimensional electron gas (2DEG)
region as an interesting and unique property. The 2DEG region which arises between the
AlGaN and GaN layers is due to the polarization effect fields and serves as a channel with
high electron mobility. Thus, the electron mobility of GaN may further increase leading
to small on–state resistance power devices. A buffer layer is used between a non GaN
substrate, normally Si due to its competitive cost, and the GaN layer [39, 38, 69].
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The GaN HEMT, by its nature, is a normally–on power device due to the presence of
2DEG channel. A negative voltage is needed at the device gate to take away the 2DEG
and turn off the power device. However, as it is mentioned earlier, normally–off power
devices are needed in power converter applications for the sake of safe and reliable opera-
tions. Therefore, significant efforts have been devoted to achieve normally–off GaN power
devices. To this end, two approaches have been followed: (i) utilizing cascode topology;
and (ii) developing enhancement mode GaN power devices. In a similar manner to SiC
cascode JFET power device, GaN cascode topology is a hybrid combination of a low volt-
age enhancement mode Si MOSFET and a normally–on GaN HEMT in the same package.
Although the cascode configuration represents a direct way to realize the normally–off
characteristic, it does not provide a direct gate control of GaN HEMT as well as it expe-
riences relatively high on–state resistance as a result of combined on–state resistance of
both GaN HEMT and Si MOSFET [74, 69, 60]. On the other side, different technologies
have been proposed by researchers and many GaN power device manufacturers to develop
GaN E–HEMTs as normally–off low on–state resistance power devices. Among those are
gate injection transistor structure, plasma treatment technology, recessed–gate technology
[75, 76, 77]. Generally speaking, the main concept in these three technologies focuses on
increasing the gate threshold voltage through making changes to power device structure,
especially at the gate region, to establish a depletion area only in the portion of 2DEG
channel located under the gate at gate voltage of 0 V. In this case, enhancing the depleted
portion of the 2DEG channel for the purpose of turning on the power device imposes ap-
plication of positive gate voltage. Further, another method to achieve normally–off GaN
power device is through use of metal insulator semiconductor field–effect transistor tech-
nology by completely removing only the portion of AlGaN layer under the gate, thereby
the corresponding 2DEG will also be removed. The removed portion of AlGaN layer is
then substituted by a dielectric layer with or without a small thickness of protection layer
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located between the surface of GaN layer and the dielectric layer [78]. Moreover, remark-
able progress in the development and demonstration of normally–off GaN MOSFETs has
been achieved in recent years [79, 80, 81, 82]. The GaN MOSFETs may play a central
role in high voltage applications with expectations to exhibit strong competition with SiC
MOSFET power devices. Apart from GaN power devices, despite the superlative char-
acteristics of diamond material, issues related to the fabrication technology intricacies of
diamond based power devices are hindering their market breakthrough. Nevertheless, di-
amond based power devices such as the diamond diode and the diamond JFET have been
reported in the literature [83, 84]. However in general, diamond technology is still many
stages late in terms of development and evaluation with comparison to the SiC and GaN
technologies, and substantial efforts are needed toward the diamond power devices era.
2.3 Application Prospects of WBG Power Devices in
Power Converter Systems
In the modern world, power converters are the most indispensable and core parts for the
bulk of electrical systems. Power converters essentially connect the different components
within a system together and enable electrical energy converting and controlling to meet
load demand in an efficient and sustainable manner. Since their evolution to date, power
converters are used in a wide range of applications such as motor drives, power supplies,
electricity transmission, renewable energy systems, bulk energy storage systems, and more.
Indeed, over many years of Si technology developments, Si based power devices have been
the main driver behind several of power converter applications. However, the maturity of Si
technology has reached an extent such that it not only exploits the physical and electrical
characteristics of Si material, but it also pushes the boundaries of these characteristics.
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Hence, for future decades, WBG technology may stand as a robust alternative solution to
meet the performance demands for various vital and emerging applications. However, this
does not mean the Si technology will become extinct or even forfeit its role and position
in the electronics industry. The abundance of Si material and the large global market of
the mature Si technology represent enough motivation for this technology to continue and
compete for many years. This is why research activities and enhancements are still being
done on Si power devices [85, 86, 87] as they shape the dominant option for designing
present power converter systems.
Power conversion systems with the next level of performance improvements and partic-
ular operation demands are highly needed in many applications. As previously mentioned,
the outstanding properties of WBG materials represent a hope to fulfill most of critical
requirements including operations at high temperature, high voltage, and fast switching.
The continuous research studies and development activities by academia and manufac-
turer companies have resulted in fabricating and realizing WBG power devices as discrete
single chip power devices and SiC power modules with low and medium voltage ranges
[88, 89, 90, 51, 41, 55, 67, 70, 80, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102]. As
these emerging power devices are relatively new and their technology is still not matured
compared to Si technology, device and converter level studies of their behaviors, charac-
teristics, and performances are paramountly needed. For instance, the performance of SiC
diodes has been studied and compared to conventional Si diodes [103, 104, 105, 106]. The
SiC diodes exhibited lower reverse recovery current, which can lead to lower switching
losses and contribute in efficiency enhancement. Characterization of WBG power devices
and evaluation of them within power converters enable not only determination of their po-
tential beyond what is currently possible with Si technology, but also exploring any issues
or challenges to overcome through further developments. As a result, many research works
have been focused, and are still ongoing, on studying the characteristics of different WBG
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power devices as well as utilizing and testing some of them in multiple topologies of power
converter [107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122].
Broadly speaking, the power converters in these works have been constructed based on
either all WBG power devices or a hybrid combination of WBG and Si power devices
targeting improved performance and efficiency.
Another crucial area of WBG technology that is expected to play a pivotal role is the
harsh environment operation sector. Si power device based electronic systems necessitate
complex thermal management systems at high ambient temperatures. Hence, for high tem-
perature and high power applications, WBG technology, especially SiC power devices, can
bring major advantages in terms of reducing thermal management demands and thereby
minimizing the weight and size along with increasing the reliability of the system. Accord-
ingly, the potentials of SiC power devices in achieving these targets have been analyzed
and reported by some researchers [123, 124, 125]. Moreover, medium voltage SiC power
devices, i.e., SiC power modules, pave the way toward realizing more robust medium volt-
age conversion systems [126, 127, 128, 129]. They make possible the design of high power
and medium voltage power converters using small number of power devices. This will help
in attaining less complex, more reliable, and high power density power converter systems.
2.4 WBG Technology: Current Needs and Future Out-
look
WBG technology has a potential to advance energy savings as well as power density
to weight and size ratio for many applications. For a better employment of these benefits
and others, research efforts are still needed to focus on three major areas of WBG technol-
ogy: (i) material quality advancement, (ii) manufacturing process development, and (iii)
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its application assessment and considerations. These three milestones are correlated with
each other and may determine together the future adoption of WBG technology. Immense
efforts have been made in material, manufacturing, and performance developments in re-
cent years; however, there are still several concerns and issues that need to be addressed for
further amelioration.
The main impediment that faces WBG technology and is limiting its broad utilization
is the cost [130]. Fabrication costs of the large size SiC substrate and epitaxial materials
are still high compared to Si. However, the considerations of long term cost to performance
ratio may qualify SiC power devices to vie with Si power devices. On the other side, the
difficult challenges in fabricating high quality GaN wafers with competitive cost are the
major concerns of GaN technology. Despite the fact that Si substrate provides a cost effec-
tive solution for manufacturing GaN power devices, its role in performance limitations of
these power devices should not be ignored. Most of currently available GaN power devices
are based on lateral heterojunction structure that employ Si as a substrate. Such structure
suffers from lattice and thermal expansion coefficient mismatches between GaN and Si,
which may lead to high strain defects in GaN layers, thereby limiting the full performance
potential of GaN power devices. Moreover, lateral GaN power devices are not pertinent
for high power applications. Hence, there is an increased interest to develop an advanced
technological method toward massive fabrication of high quality GaN wafers that could
help to reduce their cost and enable vertical GaN power devices’ marketing. Another sig-
nificant issue to be elaborated in lateral GaN power devices is device self heating. This is
mainly due to the temperature rising of the 2DEG channel during device operation, which
may decrease the performance and hasten the degradation of the power device [38, 131]. It
is worth mentioning that there is a promising prospect to lower WBG power devices’ cost
through utilizing Si manufacturing equipment and infrastructure. This is based on the fact
that fabricating processes of WBG power devices are identical to a large extent to that of Si
22
power devices. So, a new investment is only needed to establish the fabricating processes
on which WBG power devices are different [132, 28].
The other critical challenges that need to be addressed toward an entire exploitation
of WBG power device advantages are the present packaging techniques and the currently
available passive components. In order to fully benefit from high temperature capabilities
of SiC power devices, development of new packaging techniques with low thermal resis-
tance and high heat dissipation materials is inevitable [133]. Besides, the susceptibility
of operations at high switching frequency, high voltage, and high temperature of WBG
power devices necessitates development of new passive components as well as advanced
electromagnetic interface (EMI) filters.
In the context of WBG power device applications, even though the previous works led
to significant progress of WBG technology, there is still a substantial need for much more
studies of the characterization and in application sector of WBG power devices. The previ-
ous characterization works have not comprehensively explored the entire behavior of these
power devices. Being comparatively new from the standpoint of industry technological
development along with the limited knowledge of them and their continual changes and
updates necessitate more research efforts to build up a complete behavior and performance
portfolio for WBG power devices. Furthermore, it is crucial to conduct more detailed as-
sessment studies to quantify and address the impacts of WBG power devices, especially
the commercial available ones, on the overall performance and operation of most power
converters in current applications. This is necessary because of the behavior of a power de-
vice and its implications on the performance may differ from one power converter topology
to another. Also, these studies will lead to identification of the reliability issues of WBG
power devices in terms of early failure and performance degradation in order to mitigate
them and thus earn market and industry confidence. Therefore, having clear insights about
the behavior of a WBG power device a long with its compatibility to a power converter de-
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sign’s needs will reduce the design cost, thereby wide–spreading end applications of WBG
power devices in current and emerging power converter topologies.
As it is previously mentioned, Si technology can not be totally dispensed for several up-
coming years due to many decades of its development and usage in the electronics system
realm. This is in addition to what was earlier discussed of cost concerns of WBG power
devices, some particular material defects and technological challenges are still rendering
the near–term role and involvement of these devices to be unpretentious. However, the
long–term outlook of WBG technology is strongly encouraging for advancing the electron-
ics industry. Furthermore, energy savings and its positive impact on the economy provide
strong motivation and will drive the future developments of WBG technology by govern-
ments, institutions, and companies worldwide.
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Chapter 3
Design of a Highly Efficient
Non–Isolated DC–DC Buck Converter
Based on WBG Technology
3.1 Introduction
Power converters have a big history of evolutions over a long period of time. As they
have penetrated the majority of current applications and technologies, power converters are
still undergoing development to meet the industry requirements and operate modernistic
electrical systems. Maximizing the efficiency and enhancing the performance of power
converters along with reducing their design complexity, weight, and size are the center of
attention of a large part of the power electronics community. These targets are critical
in energy savings of several existing applications and also in realizing of many emerged
systems.
In this chapter, a highly efficient and a high performance non–isolated dc–dc buck con-
verter is designed for industrial applications. A comprehensive and detailed comparative
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study is carried out through designing three buck converters using Si and WBG power de-
vices with device combinations including: Si MOSFET/Si diode, SiC cascode/SiC Schot-
tky diode, and GaN E–HEMT/SiC Schottky diode. The scope of the study emphasizes
two aspects: first, evaluating the switching behavior and quantifying the switching energy
losses for the controlled power devices, second, examining the overall performance and
efficiency of the designed converters under different operating conditions. The remainder
of this chapter is structured as follows. In Section 3.2, the topology, operation, and design
considerations of a non–isolated dc–dc buck converter are explained. Section 3.3 presents
the different power devices, which are used in this work. Analyzing of the switching be-
haviors and energy losses of the controlled power devices within the converter in addition
to assessing the performance and efficiency of the converters under different operating con-
ditions as well as converter size and weight considerations are all discussed in Section 3.4.
Finally, Section 3.5 summarizes the conclusions.
3.2 Topology, Operation, and Design Process of the Con-
verter
A dc–dc buck converter, which is characterized as a voltage step–down converter, has
a non–complex architecture and relatively low cost with respect to many other power con-
verters. These features render this converter topology to have a wide range of applications
in PV systems as solar chargers, electronic devices, communication systems, and in indus-
try as well. A non–isolated dc–dc buck converter simplified schematic is shown in Fig. 3.1.
A controlled switching power device is used as a high–side switch of the converter, while
the low–side switch is an uncontrolled power device. The other parts of the converter are
an input voltage source, input and output capacitors, Cin and Cout, an inductor, L, in the
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output side, and a load. The capacitor Cin helps to stiffen the voltage at the input side of
the converter and the current stiffness is provided by L in the output side of the converter.
The high–side and low–side switches turn on and off in a consecutive manner leading to
synthesis of the output voltage, vout, of the converter. When the high–side switch is turned
on, the low–side switch, i.e., the diode, will be in an off–state mode. Similarly, when the
high–side switch is turned off, the diode will be in an on–state mode and conduct the cur-






Ts = t1 + t2, (3.2)
where fs is the switching frequency, t1 and t2 are the turn–on times for the high–side switch









where dS is the duty cycle for the high side switch and dD is the duty cycle for the diode.
By adjusting the dS, the vout across the load can be controlled. It is worth mentioning
that the high side switch and the diode block the input voltage consecutively in each Ts
[134, 21, 22].
In the context of power converter design, special and close focus should be given to













Figure 3.1: Simplified schematic of a non–isolated dc–dc buck converter.
and output specifications is the basis for selecting power converter topology. In this work,
the non–isolated dc–dc buck converter shown in Fig. 3.1 is selected and designed in ac-
cordance with specifications exist in industrial applications. Comprehensive stress level
calculations are performed in order to opt for switching power devices with appropriate
voltage and current ratings. Moreover, other critical elements of a power converter are the
inductors and capacitors. These reactive components need to be sized and selected properly
such that the design objectives can be fulfilled. To size L in Fig. 3.1, its flux linkage varia-
tion is computed as an initial step. This is done by integrating the instantaneous voltage in
L for a dSTs portion of Ts. Then, L is computed by:
∆λ(vin) = L(vin)∆i, (3.5)
where ∆λ(vin) is the variation of flux linkage in L as a function of converter input voltage,
vin, and ∆i is the peak–to–peak current ripple in L. Also, the electrical charges’ variations
in the Cin and Cout in Fig. 3.1, are calculated toward sizing these capacitors. This is
performed by integrating the instantaneous current in Cin and Cout. Then they are sized by:
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∆QCin(vin) = Cin(vin)∆vCin , (3.6)
∆QCout(vin) = Cout(vin)∆vCout , (3.7)
where ∆QCin(vin) is the variation of electrical charges in Cin as a function of input voltage,
∆QCout(vin) is the variation of electrical charges in Cout as a function of input voltage,
∆vCin is the peak–to–peak voltage ripple in Cin, and ∆vCout is the peak–to–peak voltage
ripple in Cout. It is worth mentioning that ∆i, ∆vCin , and ∆vCout are design parameters
[134, 135]. The specifications of the designed buck converters in this work comprise a
range of 140 – 240 V of vin, a 48 V of vout, and a 5 A of output current. These specifications
along with the design components of the converters are provided in Table 3.2.
Table 3.1: Design specifications and components of the non–isolated dc–dc buck convert-
ers.
Rated power, 240 W
Input voltage, vin 140 – 240 V
Output voltage, vout 48 V
Input capacitor, Cin 30 µF
Equivalent series resistance of Cin, 4.5 mΩ
Inductor, L 5 mH
Series resistance of L, 0.014 Ω
Output capacitor, Cout 7 µF
Equivalent series resistance of Cout, 9 mΩ
Load resistor, R 9.6 Ω
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3.3 Semiconductor Power Devices
In this section, the power devices used in this study are described and presented. The
part number, blocking voltage and current ratings, and maximum junction temperature are
tabulated in Table 3.2 for each power device [136, 137, 138, 139, 140]. These power devices
have been chosen depending on: (i) stress level calculations, as mentioned earlier; and (ii)
resemblance and closeness in electrical specifications [22]. Before proceeding further, it is
important to demonstrate the technology details for each WBG power device structure.
In the previous chapter, it was mentioned that the cascode configuration makes possible
the normally–off operation of the SiC JFET power devices. In this regard, the SiC power
device under study from UnitedSiC Inc. is a SiC field–effect transistor (FET), which is
based on cascode configuration. It is constructed from co–packing a Si MOSFET and a
normally–on SiC JFET as shown in Fig. 3.2. The two power devices, i.e., the Si MOSFET
and normally–on SiC JFET, are connected together in such a way that the source of the
normally–on SiC JFET is connected to the drain of the Si MOSFET, while the gate of the
normally–on SiC JFET is connected to the source of the Si MOSFET. Therefore, the gate
voltage is supplied to the cascode power device through the gate terminal of the Si MOS-
FET. Turning on the Si MOSFET provides the turn–on condition of the SiC JFET through
imposing approximately zero voltage across its gate and source terminals. In contrast, turn-
ing off the Si MOSFET offers the turn–off condition of the SiC JFET through imposing a
negative voltage across its gate and source terminals. It is important to point out that the














































































































































































































Figure 3.2: Cascode circuit configuration.
The SiC diode in this chapter belongs to the fifth generation of Cree company’s SiC
Schottky diodes. Although the company does not plainly specify the structure of this diode,
it is very likely expected to be based on the merged PIN Schottky (MPS) design. The MPS
structure is depicted in Fig. 3.3 [42]. As it can be seen from Fig. 3.3, the SiC MPS diode has
an anode Schottky contact, a cathode ohmic contact, P+–wells under the Schottky barrier,
N− drift layer, and the substrate. The P+–wells along with the N− drift layer and the
substrate constitute a PIN junction, which lead to a particular attribute of the power device
at the time of transients during the forward bias condition. The PIN junction enables the
SiC MPS diode to handle a much higher surge current compared to a SiC SBD power device
under the same transient conditions during forward bias. Also, it is worth mentioning that
the SiC MPS diode exhibits low leakage currents and high blocking voltage capabilities
[42].
The GaN power device in Table 3.2 is a normally–off GaN E–HEMT from GaN Sys-
tems Inc.. Fig. 3.4 depicts the structural cross section of this power device [141, 142]. It
has a lateral structure, which consists of AlGaN/GaN heterojunction, the 2DEG channel,









Figure 3.3: Schematic cross section of the SiC MPS diode structure.
Fig. 3.4, a P–GaN layer is used under the gate in order to deplete the portion of the 2DEG
channel under the gate terminal. As a result, the GaN E–HEMT will not conduct at 0 V of
gate voltage. To turn on the power device, a voltage larger than the gate threshold voltage,
i.e., a positive gate voltage, is needed to be applied in order to turn on the 2DEG channel.
Therefore, GaN E–HEMT has a characteristic of normally–off operation, which is the most
needed and favored feature in power converter applications [141, 142]. GaN E–HEMT has
no body diode; instead, it possess a mechanism with unique property called self commuta-
tion or reverse conduction. Due to the symmetry of the GaN E–HEMT, the reverse current
will flow when it is reverse biased without the need for an anti–parallel diode [143]. More-
over, GaN E–HEMT power devices from GaN Systems Inc. are packaged in an innovative
way and more enhanced compared to the traditional packaging techniques. The technique
of GaNPXTM packaging has no bonding wires and provides low power loop inductance,
improved thermal performance, and enables GaN E–HEMT power devices to have small
volume with high current capacity [144].
In addition to the aforementioned WBG power devices, a MOSFET and diode based








Figure 3.4: Schematic cross section of the GaN E–HEMT structure.
Si MOSFET and Si diode are provided in Table 3.2. Three non–isolated dc–dc buck con-
verters are designed based on the power devices in Table 3.2. The first, second, and third
converters are designed using Si MOSFET/Si diode, SiC cascode/SiC Schottky diode, and
GaN E–HEMT/SiC Schottky diode combinations, respectively. The potential impacts of
each power device combination on overall converter performance are evaluated and com-
pared [22].
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3.4 Power Device and Converter Performance
Evaluations
In this section, the switching behaviors of the controlled power devices in Table 3.2
are evaluated as well as the performances of the designed power converters tested under
different operating conditions. The major objective of the performed analysis is to achieve
a non–isolated dc–dc buck converter with high efficiency and high performance suitable
for industrial usages. In Section 3.4.1, the controlled power devices are characterized and
studied at the converter level. Here, the energy losses during the turn–on and turn–off tran-
sitions are measured through integration of the multiplication of the drain–source voltage,
Vds, and drain current, Id, and given by:








where ton is from the instant of rising of the Id until getting the Vds completely to zero and
toff is from the time of rising of the Vds until falling the Id completely to zero. In Section
3.4.2, the performance of the power converters under high switching frequency and the
wide range of input voltage conditions as well as the prospective reduction in the size
of reactive components are reported. The presented results include a comparison among
the power devices and between the power converters as well. The driving condition, i.e.,
gate voltage and gate resistance, are also provided for each controlled power device. The
converter efficiency is calculated by measuring the converter’s input and output powers
[22].
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3.4.1 Power Device Hard–Switching Evaluation
3.4.1.1 Si MOSFET Switching Performance
A combination of the Si MOSFET/Si diode is employed in the design of the first power
converter. A +15 V of gate voltage, Vgs, is used to turn on the Si MOSFET while it is
turned off at a –5 V of Vgs. Also, a 5 Ω is used as the gate resistance of the Si MOSFET.
The switching characteristics of the Si MOSFET during the turn–on transition and turn–off
transition are depicted in Fig. 3.5. The turn–on switching energy loss is measured to be



























Figure 3.5: Switching characteristics of the Si MOSFET within the Si MOSFET/Si diode
combination: Turn–on behavior (top), turn–off behavior (bottom).
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As it can be seen in Fig. 3.5, a large overshoot is observed in the Id during the turn–on
transition, however, there is no such large overshoot in the Id during the turn–off transition.
The reason behind that is the reverse recovery current of the Si diode. This reverse recovery
current is reflected in the Id of the Si MOSFET and thereby affects the power converter
performance through increasing the turn–on energy loss. This is why the Si MOSFET
exhibited a larger turn–on energy loss compared to its turn–off energy loss. Thus, the diode
type needs to be selected properly for the non–isolated dc–dc buck converter topology, as
it demonstrates a major role in the turn–on behavior of the controlled power device with no
influence on the turn–off behavior.
3.4.1.2 SiC cascode Switching Performance
The second power converter is designed based on the SiC cascode/SiC Schottky diode
combination. The driving condition of the SiC cascode included a gate resistance of 5 Ω
with a Vgs of +20 V for turning–on and –5 V for turning–off processes. Fig. 3.6 depicts
the turn–on and turn–off switching characteristics of the SiC cascode. The measurements
of switching energy losses showed that the turn–on energy loss is about 15.104 µJ, while
the turn–off energy loss is 3.4069 µJ. Compared to the Si MOSFET, the SiC cascode ex-
hibits considerable lower turn–on and turn–off energy losses and that may reflect on the
performance of the power converter. The ringing in the SiC cascode voltage and current
waveforms is strongly related to the stray capacitance and inductance of the power device.
Such voltage and current ringing can be alleviated by increasing the value of the gate re-
sistance. However, increasing the gate resistance value may lead to increase the switching




























Figure 3.6: Switching characteristics of the SiC cascode within the SiC cascode/SiC Schot-
tky diode combination: Turn–on behavior (top), turn–off behavior (bottom).
3.4.1.3 GaN E–HEMT Switching Performance
A hybrid combination of the GaN E–HEMT/SiC Schottky diode is employed in the
third power converter design. The driving condition of the GaN E–HEMT comprised of
a 5 Ω gate resistance as well as a Vgs of +6 V and 0 V for the turning–on and turning–
off conditions, respectively. Fig. 3.7 depicts the switching characteristics of the GaN E–
HEMT. The switching energy losses are measured to be 4.2791 µJ and 3.3987 µJ during
the turn–on and turn–off conditions, respectively. Compared to the Si MOSFET and SiC
cascode power devices, the GaN E–HEMT exhibits a lowest turn–on energy loss, and hence
it may drive to a more enhanced power converter. It can be noted that there is a significant
amount of ringing in the Vds and Id waveforms of the GaN E–HEMT. These voltage and
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current ringing are also associated to a large extent to the device stray capacitance and

























Figure 3.7: Switching characteristics of the GaN E–HEMT within the GaN E–HEMT/SiC
Schottky diode combination: Turn–on behavior (top), turn–off behavior (bottom).
3.4.1.4 Evaluation of Switching Energy Losses
The switching energy losses profile of a power device offers precious information that
may help in the device selection. Fig. 3.8 shows the trends of the turn–on, turn–off, and to-
tal switching energy losses of the Si MOSFET, SiC cascode, and GaN E–HEMT. The mea-
surements of these losses are conducted at the power converter level and different switching
currents. Each power device is operated under the former detailed driving condition. It is
observed that as the current increases, both the SiC cascode and GaN E–HEMT exhibit
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a slight energy loss increases during the turn–on transition. While on the other side, the
Si MOSFET manifests a notable trend of turn–on energy loss increasing with the current.
The GaN E–HEMT shows almost constant energy loss during the turn–off transition as the
current increases, while the SiC cascode has the lowest turn–off energy loss at low currents
and it shows a faster trend of increasing with the current compared to the GaN E–HEMT.
The Si MOSFET, on the other hand, experiences the highest turn–off energy loss within the
considered current range. Moreover, it can be seen from Fig. 3.8, the lowest total switching
energy loss is obtained by the GaN E–HEMT power device.
3.4.2 Overall Converter Performance Evaluations
3.4.2.1 Performance Evaluation at Fast Switching Operations
The potential of the designed power converters to operate efficiently under different
switching frequencies is assessed and reported. The measurements of total power loss
for each power converter as well as the efficiency are performed at each step–change of
the switching frequency from 20 to 100 kHz. The power converters are operated under
the same conditions using the earlier described values of gate resistance and Vgs for each
power device. Fig. 3.9 depicts the total power loss and efficiency comparisons between the
power converters. The power converter with the Si MOSFET/Si diode shows a substantial
increase in the total power loss with the increase of the switching frequency, while that
increase is less in the SiC cascode/SiC Schottky diode and GaN E–HEMT/SiC Schottky
diode based power converters. On the other hand, it can be seen that the efficiency of the
power converter with the Si MOSFET/Si diode decreases substantially as the switching
frequency elevates, while it provides an efficiency at 20 kHz competitor to the other two
converters. Moreover, the GaN E–HEMT/SiC Schottky diode based converter exhibits





















Figure 3.8: Switching energy losses versus switching current for: Si MOSFET within the Si
MOSFET/Si diode combination, SiC cascode within the SiC cascode/SiC Schottky diode
combination, GaN E–HEMT within the GaN E–HEMT/SiC Schottky diode combination.
Turn–on energy loss (top), turn–off energy loss (middle), total switching energy loss (bot-
tom).
combination of the GaN E–HEMT/SiC Schottky diode can be considered a robust option














Figure 3.9: Comparisons of the total power loss (top) and efficiency (bottom) at different
switching frequencies between the Si MOSFET/Si diode, SiC cascode/SiC Schottky diode,
and GaN E–HEMT/SiC Schottky diode based converters.
3.4.2.2 Performance Evaluation at a Wide Range of Input Voltages
In industrial applications, it is of paramount importance for a dc–dc buck converter to
possess a high performance for operation within a wide range of input voltage conditions.
Hence, the potential of the designed converters to operate efficiently at multiple values
of input voltages is evaluated and compared. Also, the driving condition for each power
device is used as it is described earlier. The efficiency of the converters are measured
while they are operated in an open loop with a duty cycle of 0.2. The measurements are
performed in each step–change in the input voltage and at switching frequency of 20 kHz
as given in Fig. 3.10. It can be seen that all the converters exhibit an increase in efficiency
as the input voltage increases. However, the highest efficiency is provided by the GaN
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E–HEMT/SiC Schottky diode based converter within the entire range of the input voltage,
which makes it possible to consider it an appropriate candidate for applications with many
available voltage sources.






Figure 3.10: Efficiency comparison at a wide range of input voltages of the Si MOSFET/Si
diode, SiC cascode/SiC Schottky diode, and GaN E–HEMT/SiC Schottky diode based con-
verters.
3.4.3 Converter Size and Weight Considerations
Among different design requirements, constructing of power converters with compact
size and reduced weight is a substantial factor in several current applications. The reactive
components, particularly the inductors, constitute the major portion of the overall converter
size and weight. As the switching frequency represents a critical parameter of the opera-
tions of power converters, it has significant impacts on the converter power loss and also
on the size of the reactive components. On one hand, the higher the switching frequency
is, the higher the total power loss of the converter. On the other hand, the higher switch-
ing frequency results in a smaller size of the reactive components. The total power loss
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Table 3.3: Total power loss at different switching frequencies of the Si MOSFET/Si diode,
SiC cascode/SiC Schottky diode, and GaN E–HEMT/SiC Schottky diode based power con-
verters.
Switching frequency (kHz) 20 60 100
Si MOSFET/Si diode based
converter total power loss (W)
5.52 7.52 9.56
SiC cascode/SiC Schottky diode
based converter total power loss (W)
5.22 6.04 6.79
GaN E–HEMT/SiC Schottky diode
based converter total power loss (W)
5.04 5.65 6.19
Table 3.4: Calculated reactive components of the converter at different switching frequen-
cies.
Switching frequency (kHz) 20 60 100
Input capacitor, Cin (µF) 23.469 7.8231 4.6939
Inductor, L (mH) 3.84 1.28 0.768
Output capacitor, Cout 6.5072 2.1691 1.3014
of each designed converter at different values of switching frequency is tabulated in Table
3.3. Also, Table 3.4 provides the information of the computed values of the capacitors and
inductor at different values of switching frequency. Compared to the Si MOSFET/Si diode
based converter, it can be seen that there is an ability to operate both the SiC cascode/SiC
Schottky diode and GaN E–HEMT/SiC Schottky diode based converters at higher switch-
ing frequencies without major power losses. This allows for a significant reduction of a
80% in the capacitors and inductor sizes when the converter operated at 100 kHz of switch-
ing frequency as depicted in Table 3.4. Consequently, substantial benefits can be realized
in terms of a high power density converter with compact size and reduced weight.
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3.5 Conclusions
In this chapter, three combinations of power devices, i.e., Si MOSFET/Si diode, SiC
cascode/SiC Schottky diode, and GaN E–HEMT/SiC Schottky diode, were used to design
three non–isolated dc–dc buck converters. The primary objective was to obtain a highly
efficient, high performance, and reliable non–isolated dc–dc buck converter appropriate for
industrial applications. Converter level analysis of the switching characteristics of the con-
trolled power devices were conducted and reported. The total power loss and performance
evaluation of the converters were performed at different switching operations. The perfor-
mance evaluation of each converter was also carried out at a wide range of input voltages.
Further, converter size and weight reductions through pushing the switching frequency
to high values were discussed. The GaN E–HEMT/SiC Schottky diode based converter
showed the highest performance and the possibility of being the smallest size with less
weight, followed by the converter with the SiC cascode/SiC Schottky diode.
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Chapter 4
An All–SiC DC–DC SEPIC Converter
Development for High Step–Up
Applications
4.1 Introduction
There are serious efforts to leave the fossil fuel era in the power generation sector to-
ward a clean energy development. Long–term plans and strategies have been established
worldwide to move to the renewable energy generation. Therefore, developing technolo-
gies and techniques for maximum benefit from renewable energy based power systems as
well as increase their efficiencies are inevitable. Among different renewable energy tech-
nologies, the PV panel module and fuel cell stacks exhibit relatively low output voltage.
Strictly speaking, realization of the module integrated configuration of PV systems and
also the fuel cell stacks based power supply necessitates dc–dc power converters with high
step–up capabilities [145, 146]. Fig. 4.1 depicts a general two–stage system configuration
required to implement such systems. The generated low voltage is stepping up to a high
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value in the first stage through a dc–dc converter, while a dc–ac inverter is needed in the
second stage to supply an ac load or even to integrate with the ac system [147, 148].
renewable energy sources:
Low output voltage
PV panel module/ DC−DC converter





Low DC voltage High DC voltage
Figure 4.1: General schematic of low dc output voltage renewable energy sources.
In order to increase the overall efficiency of a renewable power generation system such
as that illustrated in Fig. 4.1, it is important to reduce the energy dissipation and then
maximize the efficiency of the power converters integrated in these systems. In this chapter,
an efficient dc–dc SEPIC converter with WBG power devices is developed for high step–
up applications. To achieve this objective, three SEPIC converters are designed using three
combinations of power devices: an all–Si converter using a Si CoolMOSTM and a Si diode,
a converter with hybrid combination of Si and SiC using the Si CoolMOSTM and a SiC
Schottky diode, and an all–SiC converter using a SiC MOSFET and the SiC Schottky diode.
The potentials of each controlled power device from the standpoint of switching behavior
and performance enhancement are discussed and reported. Further, the impact of the diode
type on the performance of the converter is also analyzed. The rest of the chapter is outlined
as follows. Section 4.2 provides the SEPIC converter topology and its design process.
Section 4.3 introduces the power devices that are used in the converter design. In Sections
4.4 and 4.5, the converter level switching characteristics of the Si CoolMOSTM and SiC
MOSFET as well as performance evaluation of each converter are performed and discussed.
Finally, Section 4.6 provides the conclusions.
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4.2 SEPIC Converter Operation and Design Process
The SEPIC is a dc–dc converter which has the ability to increase or decrease the input
voltage through interchanging the energy between the reactive components. The charac-
teristics of stepping up and stepping down of the SEPIC converter render it analogous to a
buck–boost converter; however, it exhibits the prerogative of a non–inverted voltage at the
output. The schematic of a dc–dc SEPIC converter is depicted in Fig. 4.2. It is composed
of an input capacitor, Cin, a coupling capacitor, Cs, and an output capacitor, Cout, along
with two inductors, L1 and L2. The capacitor Cs, which couples the energy from the input
side to the output side, forms an isolation between these two sides. Thereby it offers pro-
tection against a short circuit at the converter output. The converter also has a controlled
switching power device, S as well as a diode as an uncontrolled switching power device as
shown in Fig. 4.2. When the switch S is turned on, L1 and L2 are charged by the input
voltage, vin, and Cs, respectively. During this instance, the diode is in its off state, and the
output voltage, vout, is preserved by Cout. While when the switch S is turned off, the diode
conducts and the Cs and Cout are charged. Therefore, through this switching mechanism
and by adjusting the duty cycle, D, of the switch S, the vout of the SEPIC converter is

















Figure 4.2: Simplified schematic of a dc–dc SEPIC converter.
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The reactive components L1, L2, Cs, and Cout in Fig. 4.2 of the SEPIC converter are
computed using (4.1) through (4.9):
Dmax =
vout + vFWD













































where Dmax is the maximum duty cycle of the switch S, vFWD is the diode forward voltage
drop, ∆iL is the peak–to–peak ripple in the inductors’ current, iL1(peak) is the peak current
in L1, and iL2(peak) is the peak current in L2. Fsw is the switching frequency, iCs(rms) is the
rms current of Cs, iCout(rms) is the rms current of Cout, ∆vCs is the peak–to–peak voltage
ripple in Cs, and vripple is the peak–to–peak ripple of vout [150]. The specifications of the
designed SEPIC converters include a range of 30 – 48 V of vin and a 400 V of vout with a
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rated power of 500 W. Thus, the most efficient one among the designed SEPIC converters
represents a proper choice for applications based on low output voltage renewable energy
sources. The specifications and design components of the converters are given in Table 4.1.
The 40 µF of Cin is chosen such that the capacitor can handle its own rms current.
Table 4.1: Design specifications and components of the dc–dc SEPIC converters.
Rated power, 500 W
Input voltage, vin 30 – 48 V
Output voltage, vout 400 V
Input capacitor, Cin 40 µF
Equivalent series resistance for Cin, 4 mΩ
Coupling capacitor, Cs 80 µF
Equivalent series resistance for Cs, 4 mΩ
Output capacitor, Cout 25 µF
Equivalent series resistance for Cout, 7 mΩ
Inductors L1 and L2, 0.3 mH
Series resistance for L1 and L2, 0.0012 Ω
Load resistor, R 320 Ω
4.3 Descriptions of Utilized Semiconductor Power Devices
The power devices that are utilized in the design of the SEPIC converters are presented
in this section. Table 4.2 provides the part numbers, blocking voltages, current ratings,
as well as the maximum junction temperatures of the power devices [151, 137, 152, 153].
The SiC MOSFET in Table 4.2 is a vertical MOSFET with a planar gate structure from
Cree, Inc.. Fig. 4.3 depicts the structure of the SiC MOSFET used in this chapter [154,
155, 156]. The material of both the epitaxial layer and the substrate is SiC. Analogous
to a conventional Si power device, this SiC MOSFET has a drain contact metal, source
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contact metal, and gate dielectric. The SiC epitaxial layer enables the power device to
sustain high blocking voltage. The current path within the power device flows beneath
the gate and then passes between the P–wells in a vertical manner to the epitaxial layer
and substrate. The resistances of all regions in this path, which include: (i) the channel
resistance beneath the gate; (ii) the JFET resistance; (iii) the total resistance of the epitaxial
layer; and (iv) the substrate resistance, constitute together the total on–state resistance of
the power device. The SiC MOSFET has a built in body diode and it is a normally–off
power device where its turning–on process requires application of a relatively high positive










Figure 4.3: Schematic cross section of the SiC MOSFET structure.
The SiC diode in Table 4.2 belongs to the third generation of Cree company’s SiC
Schottky diodes. It is a MPS power device and has the SiC MPS structure as illustrated
in Chapter 3. Further, a C7 CoolMOSTM technology based Si power MOSFET from Infi-
neon Technologies is also used in this study. The structure of the Si CoolMOSTM employs
two main precepts: (i) a highly doped main current path; and (ii) a compensation structure
formed by a p–columns under the cell structure. These two precepts bring major techno-
logical benefits in terms of low on–state resistance and high blocking voltage [158]. Also,
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a Si diode with appropriate voltage and current ratings from ON Semiconductor company
is used in this chapter. Three different combinations of these four power devices are used
to design three SEPIC converters. The first combination includes the Si CoolMOSTM and
Si diode, and the designed converter is termed as Si/Si SEPIC converter. The second com-
bination contains the Si CoolMOSTM and SiC Schottky diode where the designed converter
is termed as Si/SiC SEPIC converter. The third combination involves the SiC MOSFET












































































































































































































4.4 Evaluation of the Power Devices within the SEPIC
Converter
In this section, the switching characteristics of the Si CoolMOSTM and SiC MOSFET
are studied within the SEPIC converter with the aforementioned power device combina-
tions. The role of the SiC diode on the improvements of switching energy losses of the
Si CoolMOSTM is analyzed and reported. Here, it is worth mentioning that the measure-
ments of the switching energy losses are performed using the same previously described
procedure in Chapter 3.
4.4.1 Switching Performance of the Si CoolMOSTM in the Si/Si Com-
bination
The Si/Si SEPIC converter is designed with the Si CoolMOSTM and Si diode power
devices. The Si CoolMOSTM is operated with +15 V and –5 V of gate voltage, Vgs, using a
5 Ω of gate resistance. Fig. 4.4 depicts the switching turn–on and turn–off behaviors of the
Si CoolMOSTM. The energy losses of the Si CoolMOSTM during the turn–on transient is
measured to be 53.909 µJ, whereas it amounted to 8.7304 µJ during the turn–off transient.
The drain current, Id, of the Si CoolMOSTM shows an acceptable overshoot during the turn–
on transient. The overshoot of Id, usually happens due to the reverse recovery phenomenon































Figure 4.4: Converter level switching behavior of the Si CoolMOSTM within the Si/Si
combination: turn–on behavior (top), turn–off behavior (bottom).
4.4.2 Switching Performance of the Si CoolMOSTM in the Si/SiC Com-
bination
In this case, the Si/SiC SEPIC converter is designed with a hybrid combination of the
Si CoolMOSTM and SiC Schottky diode. The Si CoolMOSTM is turned on and off using
the same driving condition described in the previous section. The switching behaviors of
the Si CoolMOSTM during the turn–on and turn–off transients are depicted in Fig. 4.5. The
measured switching energy losses of the Si CoolMOSTM during the turn–on and turn–off
transients are 24.452 µJ and 9.5787 µJ, respectively. Compared to the Si/Si combination of
the previous section, a significant reduction in the turn–on energy loss is obtained, which
is mainly due to the smaller overshoot in the Id. Consequently, this leads to a substantially
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lower magnitude of total switching energy loss of the Si CoolMOSTM within the Si/SiC
combination than that in the Si/Si combination. Further, there is only a slight change in the
turn–off energy loss of the Si CoolMOSTM compared to that in the previous section. Also,
it is observed that the SiC Schottky diode introduced voltage and current ringing during the
turn–on and turn–off transients of the Si CoolMOSTM. However, these voltage and current





























Figure 4.5: Converter level switching behavior of the Si CoolMOSTM within the Si/SiC
combination: turn–on behavior (top), turn–off behavior (bottom).
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4.4.3 Switching Performance of the SiC MOSFET in the SiC/SiC
Combination
Here, the design of SEPIC converter is done using the SiC MOSFET and SiC Schottky
diode. The SiC MOSFET is turned on with a +15 V of Vgs and turned off with –4 V using
a gate resistance of 5 Ω. Fig. 4.6 shows the switching behaviors of the SiC MOSFET
during the turn–on and turn–off transients. The turn–on transient energy loss of the SiC
MOSFET is found to be 23.906 µJ while exhibiting a 41.829 µJ of energy loss during
the turn–off transient. With comparison to the Si CoolMOSTM in the Si/Si combination,
the SiC MOSFET has a considerably lower turn–on energy loss. It also shows a turn–on
energy loss close to that of the Si CoolMOSTM in the Si/SiC combination. On the other
hand, the SiC MOSFET exhibits the highest turn–off energy loss with comparison to that
of the Si CoolMOSTM in the previous cases. The voltage and current ringing of the SiC
MOSFET during the turn–on and turn–off transients are slightly less than that of the Si
CoolMOSTM within the Si/SiC combination.
4.4.4 Switching Energy Correlation with the Junction Temperature
In this section, the correlation between the switching energy losses and the junction
temperature of the controlled power devices is assessed and reported. This provides impor-
tant insights about the relation between the switching energy losses of a power device and
its junction temperature. The junction temperature of the Si CoolMOSTM and SiC MOS-
FET is changed in steps, and the switching energy at the converter level is measured at each
step. Fig. 4.7 depicts the turn–on and turn–off energy losses of both the power devices as a
function of junction temperature. The power devices are turned on and off using the same
previously specified values of Vgs and gate resistances. It is observed that the turn–on en-





























Figure 4.6: Converter level switching behavior of the SiC MOSFET within the SiC/SiC
combination: turn–on behavior (top), turn–off behavior (bottom).
temperature elevates. Such slight decrease is also noted in the turn–on energy loss of the
SiC MOSFET. On the other hand, the rise of junction temperature leads to gradual increase
in the turn–off energy loss of the Si CoolMOSTM in both its combinations and of the SiC
MOSFET as well.
4.5 Performance Evaluation of the SEPIC Converter
4.5.1 At Different Switching Frequency Operations
The designed three SEPIC converters are evaluated at different switching frequency


















Figure 4.7: Turn–on and turn–off switching energy losses versus junction temperature at
the converter level for: Si CoolMOSTM within the Si/Si combination (top), Si CoolMOSTM
within the Si/SiC combination (middle), and SiC MOSFET within the SiC/SiC combination
(bottom).
CoolMOSTM and SiC MOSFET are operated with the same driving conditions that are
indicated previously. The converters are operated and assessed in an open loop with a duty
cycle value of 0.8933. Fig. 4.8 depicts a comparison among the converters in terms of their
efficiencies at 27 ◦C of junction temperature of the Si CoolMOSTM and SiC MOSFET. It
can be seen that the efficiency of the Si/Si based converter goes down significantly with
the increase of switching frequency. Moreover, the converter with the hybrid Si/SiC com-
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bination competes with the SiC/SiC based converter by providing outstanding efficiency
within the entire considered switching frequency range. Also, it is worth mentioning that
an acceptable efficiency can be provided by the converter with the Si/Si combination up to
60 kHz of switching frequency.






Figure 4.8: Comparison of the efficiency between the Si/Si based converter, Si/SiC based
converter, and SiC/SiC based converter at different switching frequency operations and 27
◦C of junction temperature of the Si CoolMOSTM and SiC MOSFET.
4.5.2 At a Wide Range of Input Voltage Operations
In this section, the potential of each designed SEPIC converter to operate efficiently at
different input voltages is evaluated and reported. Again, the driving condition for each
controlled power device is used as previously described. The converters are operated at
20 kHz of switching frequency and the measurements of the efficiency are performed with
each change in vin where the junction temperatures of the Si CoolMOSTM and SiC MOS-
FET are set to 27 and 150 ◦C. Fig. 4.9 provides a comparison of the converters’ efficiency
for this case. It can be seen that at 27 ◦C of junction temperature, both the Si/Si and Si/SiC
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based converters represent strong competitors to the converter with the SiC/SiC combina-
tion. However, the superiority of the SiC/SiC based converter is clearly shown over the












Figure 4.9: Efficiency comparison between the Si/Si based converter, Si/SiC based con-
verter, and SiC/SiC based converter at a wide range of input voltage with 27 ◦C (top) and
150 ◦C (bottom) of junction temperatures of the Si CoolMOSTM and SiC MOSFET.
4.5.3 At Different Junction Temperatures
The performance of the designed SEPIC converters is analyzed and compared at dif-
ferent junction temperatures of the Si CoolMOSTM and SiC MOSFET in this section. The
aforementioned driving conditions are used to operate the Si CoolMOSTM and SiC MOS-
FET in the evaluation process. Fig. 4.10 depicts the measurements and comparisons of the
total power loss and efficiency of the converters when the junction temperature is changed
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from 27 to 150 ◦C at a switching frequency of 20 kHz. At junction temperature of 27 ◦C,
the Si/Si and Si/SiC based converters vie with the SiC/SiC based converter in terms of total
power loss and efficiency. As the junction temperature increases, both the Si/Si and Si/SiC
based converters show notable increases in the total power loss, and consequently their
efficiencies remarkably go down. The highest efficiency is obtained from the converter













Figure 4.10: Total power loss and efficiency comparisons between the Si/Si based con-
verter, Si/SiC based converter, and SiC/SiC based converter at different junction tempera-
tures of the Si CoolMOSTM and SiC MOSFET with 20 kHz of switching frequency.
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4.6 CONCLUSIONS
In this chapter, three dc–dc SEPIC converters with different combinations of power
devices for high step–up applications were designed and presented. The switching perfor-
mance of the SiC MOSFET as well as its switching energy losses within the converter were
characterized and compared to that of the Si CoolMOSTM in the Si/Si and Si/SiC combina-
tions. The role and impact of the SiC Schottky diode on performance improvement of the
Si CoolMOSTM and then the converter were reported. Moreover, the overall efficiencies of
the designed converters were evaluated and analyzed under different operating conditions.
As the analyses show, at low values of junction temperature and switching frequency, the
Si/Si based converter can compete with the converter based on the SiC/SiC combination.
Integrating the SiC Schottky diode with the Si CoolMOSTM was enabled the hybrid Si/SiC
based converter to vie the SiC/SiC based converter within different switching frequencies
at low junction temperatures. The SEPIC converter with the SiC/SiC combination was fea-
tured an excellent and superior performance at high junction temperatures compared to the
other two converters. The presented highly efficient all–SiC SEPIC converter may be used
to maximize the overall efficiency of low voltage renewable energy systems.
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Chapter 5
A Performance Efficient DC–DC ZETA
Converter with WBG Power Devices
5.1 Introduction
Robust and performance efficient dc–dc power converters are increasingly needed in
many applications. The key factors behind this increasing need are the high levels of fast
growth in renewable energy based electricity generation, which consistently pushes the
demand of high performance and efficient power converters. As illustrated in Fig. 4.1 in
Chapter 4, a high step–up dc–dc converter is a crucial part in the integration of the PV panel
module or fuel cell stacks with a load or grid. A high step–up dc–dc converter works as a
power interface between a PV panel module or fuel cell stacks and the dc bus [159, 146].
The efficiency of such converter is a critical aspect from the overall system performance
perspectives.
In this chapter, another dc–dc converter topology, i.e., the dc–dc ZETA converter, is
designed with high performance and efficiency using WBG power device technologies.
The proposed converter with its high step–up characteristic is suitable for panel level im-
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plementation of PV systems and also fuel cell stacks based systems as well. Two voltage
levels of controlled power devices, i.e., 600 and 1200 V, are used in the study. The 600
V level includes a Si CoolMOSTM and a GaN E–HEMT. On the other hand, the 1200 V
level of power devices includes a Si IGBT and a SiC MOSFET. With each power device
group, a 650 V SiC Schottky diode is used as an uncontrolled power device. The influ-
ence of each controlled power device on the dc–dc ZETA converter’s overall performance
is studied and reported. The remainder of this chapter is structured as follows. Section 5.2
presents the topology and design process of the converter. In Section 5.3, all the power
devices are described and presented. Section 5.4 provides a comparative converter level
switching characterization study among the power devices in each of the aforementioned
device groups. In Section 5.5, the impact of the Si CoolMOSTM, GaN E–HEMT, Si IGBT,
and SiC MOSFET on converter efficiency is separately evaluated and analyzed. Section
5.6 summarizes the conclusions.
5.2 Topology and Design Descriptions of the DC–DC
ZETA Converter
Fig. 5.1 depicts a schematic diagram of a dc–dc ZETA converter. It is similar to the
SEPIC topology in terms of providing a non–inverting output voltage higher or lower than
the input voltage and employing the same number of reactive components. However, the
main benefit of the dc–dc ZETA converter lies in its reduced output ripple voltage. In ad-
dition to the non–inverting output voltage capability, continuous output current property is
the other characteristic of the dc–dc ZETA converter compared to the buck–boost converter.
As shown in Fig. 5.1, the core parts of the converter comprise of a controlled power switch
,S, a diode, three capacitors, and two inductors, L1 and L2. Storing and releasing the en-
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ergy by the reactive components occur through the switching mechanism that happens in
a successive manner between the switch S and the diode. When the switch S is in an on
state for t1 sec while the diode is in a reverse biased condition, the L1, L2, and coupling
capacitor, Cc, will charge through the input voltage source, vin, current. Then the diode
turns into a forward biased condition for t2 sec while the switch S is in an off state, and
the current is provided to the load through L2. As a result, the output voltage (vout) at the
load builds up and its magnitude can be controlled through varying the duty cycle, D, of














Figure 5.1: Simplified schematic of the dc–dc ZETA converter.
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where Fsw(min), ∆iL, ∆vCin , ∆vCc , ∆vCout are the minimum switching frequency, peak–
to–peak inductor current ripple, peak–to–peak ripple voltage of the input capacitor, Cin,
peak–to–peak ripple voltage of the Cc, peak–to–peak ripple voltage of the output capacitor,
Cout, respectively [161, 162]. The dc–dc ZETA converters are designed to run in continuous
conduction mode with specifications that include a range of 30–48 V of vin, a 400 V of vout,
and a 400 W of rated power. These design specifications along with computed reactive
components are provided in Table 5.1.
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Table 5.1: Design specifications and components of the dc–dc ZETA converter.
Rated power, 400 W
Input voltage, vin 30 – 48 V
Output voltage, vout 400 V
Input capacitor, Cin 120 µF
Equivalent series resistance for Cin, 2.5 mΩ
Coupling capacitor, Cc 20 µF
Equivalent series resistance for Cs, 4 mΩ
Output capacitor, Cout 10 µF
Equivalent series resistance for Cout, 7 mΩ
Inductors L1 and L2, 0.5 mH
Series resistance for L1 and L2, 0.0018 Ω
Load resistor, R 400 Ω
5.3 Descriptions of the Power Devices
Within the 600 V blocking voltage range, the Si power devices may stand as strong
competitors to the SiC and GaN power devices, whereas at blocking voltages above 1 kV,
the Si IGBTs consider as the potent counterparts to the SiC power devices. As mentioned
earlier, 600 and 1200 V levels of controlled power devices are used in this study. The 600 V
Si MOSFET and 650 V GaN E–HEMT are compared together. While on the voltage level
of 1200 V, the Si IGBT and SiC MOSFET are studied and elaborated. Here, the type of the
diode is selected to be SiC Schottky diode in the design of the converter. This is basically
due to two main reasons: (i) from the analyses of Chapter 4, it was observed that the
SiC Schottky diode has a great potential to improve the performance of a Si power device
and the converter as well; and (ii) integrating the same type of diode with the controlled
power devices may help to quantify the impacts of each power device on the converter’s
overall performance. Table 5.2 [163, 164, 165] and Table 5.3 [166, 167, 139] provide the
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specifications of the power devices. The GaN E–HEMT is from GaN Systems Inc., where
its technology and structure are explained in Chapter 3. The SiC MOSFET belongs to
the second generation of ROHM company’s SiC MOSFETs. It is based on planar gate
structure as shown in Fig. 5.2 [168]. The SiC Schottky diodes are from ON Semiconductor



































































































































































































































































































































































5.4 Analysis of Switching Performance and Energy Losses
To adequately examine the impacts of the Si CoolMOSTM, GaN E–HEMT, Si IGBT,
and SiC MOSFET on the dc–dc ZETA converter’s performance, a converter level analy-
sis of each power device is performed under identical operating conditions. The analysis
includes an assessment of the switching performance and the switching energy losses of
the power devices. The driving conditions of the power devices are tabulated in Table 5.4.
The switching energy losses are measured with the same previously explained procedure
in Chapter 3.
Table 5.4: Driving conditions of the power devices.
Si CoolMOSTM GaN E–HEMT Si IGBT SiC MOSFET
Turn–on gate voltage
(V)
+15 +6 +15 +15
Turn–off gate voltage
(V)
–5 0 –5 –5
Gate resistance (Ω) 5 5 5 5
The ZETA converter with the 650 V, 46 A Si CoolMOSTM and SiC Schottky diode is
designed and tested. The Si CoolMOSTM is turned on with +15 V of gate voltage, Vgs,
and turned off with –5 V using a gate resistance of 5 Ω. The converter level drain–source
voltage, Vds, and drain current, Id, waveforms of the Si CoolMOSTM during the turn–on and
turn–off conditions are depicted in Fig. 5.3. At 20 kHz of switching frequency operation of
the converter, the turn–on energy loss is measured to be 43.779 µJ while the turn–off energy
loss is found to be 13.642 µJ. It can be observed that the device exhibits a notable overshoot



























Figure 5.3: The switching performance during the turn–on (top) and turn–off (bottom) con-
ditions of the Si CoolMOSTM within the converter with the Si CoolMOSTM/SiC Schottky
diode.
Fig. 5.4 illustrates the switching waveforms of the GaN E–HEMT in the dc–dc ZETA
converter designed with the GaN E–HEMT and SiC Schottky diode. The GaN E–HEMT is
turned on and off with +6 V and 0 V of Vgs, respectively, using a gate resistance of 5 Ω. At
20 kHz of switching frequency operation of the converter, the energy losses during the turn–
on and turn–off conditions are 22.536 µJ and 11.228 µJ, respectively. With comparison to
the switching performance of the Si CoolMOSTM during the turn–on condition, the GaN E–
HEMT exhibits a lower turn–on energy loss even though its Id has an overshoot surpasses
double that of the Si CoolMOSTM. Also, the GaN E–HEMT provides a lower turn–off
energy loss compared to that of the Si CoolMOSTM. These reveal the fast and superior
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switching capabilities of the GaN E–HEMT, which render the switching energy losses of

























Figure 5.4: The switching performance during the turn–on (top) and turn–off (bottom)
conditions of the GaN E–HEMT within the converter with the GaN E–HEMT/SiC Schottky
diode.
The ZETA converter is also designed with the Si IGBT and SiC Schottky diode power
devices provided in Table 5.3. The driving condition of the Si IGBT includes a Vgs of
+15 V and –5 V for the purpose of turning on and turning off, respectively, and a 5 Ω
of gate resistance. The switching performance during the turn–on and turn–off conditions
of the Si IGBT is shown in Fig. 5.5. The converter level energy loss measurements of
the Si IGBT are 43.26 µJ during the turn–on condition and 120.33 µJ during the turn–
off condition at 20 kHz of switching frequency operation. A notable overshoot in the
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Id is happened during the turn–on condition of the power device, which is followed by
acceptable oscillations. Further, it is observed that the Id requires a considerable amount
of time in order to completely reach zero during the turn–off condition. This relatively
long time led the Si IGBT to result in a higher turn–off energy loss with comparison to the

























Figure 5.5: The switching performance during the turn–on (top) and turn–off (bottom)
conditions of the Si IGBT within the converter with the Si IGBT/SiC Schottky diode.
Using the SiC MOSFET from Table 5.3 along with the SiC Schottky diode, the ZETA
converter is designed and operated with a Vgs of +15 V to turn on the SiC MOSFET and
–5 V to turn it off using a gate resistance of 5 Ω. Fig. 5.6 depicts the turn–on and turn–off
switching performances of the SiC MOSFET. At 20 kHz of switching frequency operation,
the energy losses of the SiC MOSFET at the converter level during the turn–on and turn–
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off conditions are measured to be 73.242 µJ and 47.639 µJ, respectively. It can be seen
that the SiC MOSFET does not experience neither the overshoot nor oscillations in the Id
during the turn–on condition compared to that of the Si IGBT. However, the SiC MOSFET


























Figure 5.6: The switching performance during the turn–on (top) and turn–off (bottom)
conditions of the SiC MOSFET within the converter with the SiC MOSFET/SiC Schottky
diode.
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5.5 Evaluation and Analysis of Converter Performance
In this section, detailed performance evaluation and analysis of the four designed dc–
dc ZETA converters are presented. The converters are operated in an open loop using the
driving conditions provided in Table 5.4 of the power devices. Three different important
operating conditions of the converters are considered for the evaluation process, which
include operations at different switching frequencies, load currents, and output powers.
The ZETA converter based on the Si CoolMOSTM/SiC Schottky diode and the ZETA
converter with the GaN E–HEMT/SiC Schottky diode are tested at different switching fre-
quencies from 20 kHz to 100 kHz and at vin of 48 V. Fig. 5.7 depicts the total power loss and
efficiency comparisons between the two converters. As the switching frequency increases,
the converter with the Si CoolMOSTM/SiC Schottky diode shows a significant increase in
the total power loss, while that increase is relatively lesser in the GaN E–HEMT/SiC Schot-
tky diode based converter. At the switching frequency of 100 kHz, the GaN E–HEMT/SiC
Schottky diode based converter provides less total power loss, by almost 32.95%, com-
pared to that of the Si CoolMOSTM/SiC Schottky diode based converter. It can be clearly
seen that the converter with the GaN E–HEMT/SiC Schottky diode shows a better perfor-
mance at switching frequency values of 40 kHz and higher. For instance, it provides a
97.590% efficiency at the switching frequency of 100 kHz compared to a 96.811% effi-
ciency obtained from the converter with the Si CoolMOSTM/SiC Schottky diode operated
at the same switching frequency. It is important mentioning that the ZETA converter with
the Si CoolMOSTM/SiC Schottky diode is exhibited a better performance efficiency when
it is operated at 20 kHz of switching frequency. However, the ZETA converter is qualified
to be more smaller when it is designed with the GaN E–HEMT/SiC Schottky diode.
The performances of the ZETA converter with the Si IGBT/SiC Schottky diode and















Figure 5.7: Comparisons of the total power loss (top) and efficiency (bottom) at differ-
ent switching frequencies between the Si CoolMOSTM/SiC Schottky diode and GaN E–
HEMT/SiC Schottky diode based converters.
ported at different switching frequency operations. Fig. 5.8 shows the measurements and
comparisons of the total power loss and efficiency between these two converters. It can be
seen that the converter with the SiC MOSFET/SiC Schottky diode exhibits a lower total
power loss and a higher efficiency with comparison to the converter with the Si IGBT/SiC
Schottky diode. For instance, at 100 kHz of switching frequency, utilizing the SiC MOS-
FET/SiC Schottky diode over the Si IGBT/SiC Schottky diode in the design of the dc–dc
ZETA converter led to a reduction of total power loss by roughly 12.382% and an increase
in the efficiency by 0.309%.
The ZETA converter with the Si CoolMOSTM/SiC Schottky diode and the one with














Figure 5.8: Comparisons of the total power loss (top) and efficiency (bottom) at different
switching frequencies between the Si IGBT/SiC Schottky diode and SiC MOSFET/SiC
Schottky diode based converters.
currents. The efficiency measurements for both the converters are performed as their load
currents increased gradually and at 48 V of vin and 40 kHz of switching frequency. Fig. 5.9
depicts a comparison of the converters’ efficiency at different load current operations. It can
be seen that there is a strong competition between both the converters within the considered
range of load current. In overall, both the converters may represent excellent options for
the applications that impose efficient converters at different load current operations with
high step–up voltage capabilities.
Also, the efficiency evaluations at different load currents of the Si IGBT/SiC Schottky
diode based converter and the SiC MOSFET/SiC Schottky diode based converter are an-
alyzed and reported. Fig. 5.10 depicts the efficiency comparison between the converters
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Figure 5.9: Efficiency comparison at different load currents between the Si
CoolMOSTM/SiC Schottky diode and GaN E–HEMT/SiC Schottky diode based convert-
ers.
at different load currents and at 48 V of vin and 20 kHz of switching frequency. As the
load current increases, the efficiency is noted to decrease significantly of the SiC MOS-
FET/SiC Schottky diode based converter and slightly of the Si IGBT/SiC Schottky diode
based converter. However, the ZETA converter provides a higher efficiency with the SiC
MOSFET/SiC Schottky diode at every point of the considered load current range.
Performance assessments at different output powers of the Si CoolMOSTM/SiC Schot-
tky diode based converter and the GaN E–HEMT/SiC Schottky diode based converter are
conducted with the switching frequency of 40 kHz and 400 Ω of load resistance. Fig. 5.11
provides the efficiency measurements at different output power operations of the convert-
ers. The efficiency comparison reveals the superiority of the GaN E–HEMT/SiC Schottky
diode based converter over wide range of the considered output power.
In a similar manner, the efficiency of the Si IGBT/SiC Schottky diode based converter
and the SiC MOSFET/SiC Schottky diode based converter are evaluated when they op-
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Figure 5.10: Efficiency comparison at different load currents between the Si IGBT/SiC
Schottky diode and SiC MOSFET/SiC Schottky diode based converters.






Figure 5.11: Efficiency comparison at different output powers between the Si
CoolMOSTM/SiC Schottky diode and GaN E–HEMT/SiC Schottky diode based convert-
ers.
erated at different output powers with 20 kHz of switching frequency and 400 Ω of load
resistance. Fig. 5.12 depicts the efficiency measurements of the two converters at different
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output powers. It can be seen that there is a notable efficiency increase of the Si IGBT/SiC
Schottky diode based converter as the output power elevates with comparison to the SiC
MOSFET/SiC Schottky diode based converter. However, in overall range of the tested out-
put power, the higher efficiency is obtained from the SiC MOSFET/SiC Schottky diode
based converter.







Figure 5.12: Efficiency comparison at different output powers between the Si IGBT/SiC
Schottky diode and SiC MOSFET/SiC Schottky diode based converters.
5.6 Conclusions
Two voltage levels of controlled switching power devices were employed to develop
a highly efficient dc–dc ZETA converter for high step–up applications in this chapter. In-
tegrating same type of diode, i.e., SiC Schottky diode, with each of the Si CoolMOSTM,
GaN E–HEMT, Si IGBT, and SiC MOSFET, four dc–dc ZETA converters were designed
and extensively studied. This makes it possible to quantify the potentials of the comparable
power devices in performance enhancement and efficiency maximizing of the dc–dc ZETA
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converter. Within the 600 V level, great potential was demonstrated by the GaN E–HEMT
in reducing the switching energy losses and increasing the efficiency of the converter. Fur-
ther, the Si CoolMOSTM revealed that it is a strong competitor to the GaN E–HEMT, even
it may show a larger capability to increase the converter performance under specific oper-
ating conditions. Within the 1200 V level, the obtained results showed the superiority of
the SiC MOSFET over the Si IGBT in all areas of scope of the performed analysis.
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Chapter 6
Hardware Setups for Laboratory
Experiments
6.1 Introduction
Hardware setups for two laboratory experiments are presented in this chapter. The
major objectives are to conduct, under the same setup, a thorough experimental study of the
characteristics and performances of three 1200 V and 30 A level power devices as well as
to quantify the potential of each power device for the applications of hard–switched power
converter systems. The power devices under study include: (i) a SiC cascode; (ii) a SiC
MOSFET; and (iii) a Si IGBT. The planned experimental studies will help in determining
the major attributes and extracting the key characteristics for each power device along with
having insights about their behaviors and prospects in realistic applications. Section 6.2
describes and presents the methodology of the performed work and Section 6.3 presents
the hardware setups of the experiments.
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6.2 Methodology
The approaches for collecting all the experimental data are presented in this section.
Characterization of a power device typically reveals precious information about switching
and loss. Such information is of paramount importance from two perspectives: (i) it pro-
vides in–depth knowledge of the behavior of a power device; and (ii) assists the power
converter engineers to optimize their designs not only in terms of choosing a proper power
device for a particular application, but also estimating the loss and efficiency profiles. The
method of double pulse test (DPT) is a prevalent approach to explore the dynamic hard–
switching characteristics of the power devices [169, 109]. The extracted information from
the DPT helps to achieve the aforementioned characterization advantages. A simplified
schematic of the DPT circuit is depicted in Fig. 6.1. In this test, a double pulse signal is
applied to the device under test (DUT) where the switching waveforms are measured and
monitored. Fig. 6.2 shows a typical double pulse signal along with the switching wave-
forms that may collect from the DPT. By adjusting the applied dc voltage, Vdc, as well as
the first pulse width, it will be possible to characterize the DUT under any values of the
drain–source voltage, Vds, and drain current, Id. During the first applied pulse, the inductor
current, IL, which flows also to the DUT as shown in Fig. 6.1, builds up such that it reaches
to the coveted test current at the pulse end. When the first pulse elapses, the path of IL will
shift from the DUT and flow to the free wheeling diode (FWD). During this transition, the
turn–off characteristics of the DUT can be acquired. When the second pulse triggers, the
DUT turns on and IL will flow through it. During this transition, the turn–on characteristics
of the DUT can be measured and obtained. Here, it is important to mention that the IL value
is considered the same at both the turn–off and turn–on transitions as can be noted from
Fig. 6.2. This is mainly because of the time constant of the inductor, where a proper value
of inductor time constant helps to retain nearly the same current level at both the turn–off
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and turn–on transitions. Therefore, when the second pulse starts, IL will very rapidly reach






















Figure 6.1: Simplified schematic of the DPT circuit.
Time (µsec)
Turn off Turn on
Double pulse signal
Figure 6.2: DPT typical switching waveforms. Vgs, Vds, Id
An air core inductor of 0.47 mH is employed as a load, Lload, in the DPT circuit. It
is connected in parallel with the high–side switch, i.e., the FWD, as shown in Fig. 6.1.
Low equivalent series inductance (ESL) film and ceramic capacitors are used to realize the
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capacitor bank, C1, C2, C3, and C4, in the DPT circuit. These capacitors are essential from
two perspectives: (i) they smooth the applied Vdc; and (ii) they supply the stored energy
to the Lload. The low ESL values of these capacitors in addition to the low inductance of
the board traces significantly reduce the parasitic inductance of the current commutation
loop. The two resistors, R1 and R2, help to equalize the voltage across the capacitors that
are connected in series on the board. Further, the capacitors are protected from excessive
overvoltage conditions through the diodes D1 and D2. A SiC Schottky diode is used as the
FWD of the Lload on the board while each of the power devices under study is installed in
the location of the bottom switch as a DUT.
Furthermore, the power devices under study are experimentally assessed at converter
level. To that end, an 800 W non–isolated dc–dc buck converter with 600–800 V of input
voltage, vin, and a 400 V of output voltage, vout, is designed and built. The same electrical
design procedure and considerations from Chapter 3 are followed to design the converter.
The specifications of the designed converter and its components are tabulated in Table 6.1.
In the context of thermal management, the used heat sink is from Aavid Thermalloy with
thermal resistance of 1.52 ◦C/W/3in. A thermal interface material from Fischer Elektronik
with thermal resistance of 0.3 ◦C/W is used between the power device and the heat sink.
Also, a Honeywell fan, model HT–900, is used for cooling the power resistors and induc-
tors.
6.3 Equipment and Measurements
Fig. 6.3 shows a simplified schematic illustration of the DPT experiment hardware
setup. A double pulse signal, with controllable widths, is produced using a dual channel
waveform generator manufactured by Keysight Technologies, model 33500B. The power
devices are turned on and off using a gate driver IC manufactured by Infineon Technolo-
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Table 6.1: Components of the non–isolated dc–dc buck converter.
Component Manufacturer Specifications
Input capacitor, Cin Vishay, MKP1848C55012JK2
5 µF,
ESR = 10 mΩ
Output capacitor, Cout KEMET, C4ASPBU3470A3GJ
0.47 µF,
ESR = 4.8 mΩ
Inductor, L Hammond Manufacturing, 195M10
20 mH × 3,
ESR = 0.013 Ω
Load resistor, R TE Connectivity, TE1000B100RJ 100 Ω × 2
gies, model 1EDI60I12AH, which is a galvanically isolated driver and can supply a peak
current up to 6 A. Further, this gate driver exhibits separate source and sink output pins,
which enable it to separately control the turn–on and turn–off switching speeds of a power
device. Therefore, it represents a great option to study the behavior of a power device under
different turn–on, Rgon, and turn–off, Rgoff , gate resistances. The switching waveforms of
the DUT, i.e., the gate voltage Vgs, Vds, and Id, are collected using adequate measurement
















Figure 6.3: Simplified schematic illustration of the DPT experiment hardware setup.
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Probing and collecting measurements are of paramount importance in a power device
characterization process. This is due to the super–fast transients during the turn–on and
turn–off switching conditions of the power devices. Therefore, close attention needs to be
provided to the measurements setup in order to obtain more accurate data. In this context,
the major aspects here include: (i) selecting probes with adequate bandwidth for the volt-
age and current measurements; and (ii) aligning the waveforms of the measured voltage
and current appropriately. The voltage and current measurement devices are selected with
appropriate bandwidth and accuracy in this study. The voltages of the DUT are measured
using differential voltage probes manufactured by Tektronix, model P5200A. The switch-
ing current, i.e., Id, is sensed using a Pearson current monitor manufactured by Pearson
Electronics, model 2877. Fig. 6.4 depicts the voltage probes and current sensor that are
used in this experiment, and their specifications along with the oscilloscope are tabulated
in Table 6.2. Moreover, the time skew between the voltage probes and current sensor repre-
sents the other critical factor in collecting the measurements. This skew is mainly due to the
variations in the propagation delays among the voltage probes and the current sensor, which
may significantly affect the accuracy of the power and energy measurements. Therefore, in
order to obtain more precise results, the voltage probes were deskewed with respect to the
current sensor in this work in order to eliminate any time misalignment between them. Fig.
6.5 shows the laboratory setup of the DPT experiment.
Figure 6.4: Tektronix P5200A high voltage differential probe (left), Pearson current moni-
tor 2877 (right).
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Table 6.2: Specifications of the oscilloscope, voltage probes, and current sensor.
Equipment Manufacturer Model Deskew
Oscilloscope Tektronix DPO3014 with deskew
Voltage probe Tektronix P5200A 11 ns
Pearson current sensor Pearson Electronics 2877 0 ns
Figure 6.5: Laboratory setup of the DPT experiment.
Apart from the DPT experiment, Fig. 6.6 depicts the laboratory experimental setup for
converter level evaluation of the controlled power devices. For the sake of fair comparison,
the converter is operated with each controlled power device under study using the same
reactive components. An isolated gate driver circuit composed of two isolated dc–dc con-
verters, an ultrafast driver IC from IXYS, IXDN609SI, and an optocoupler is utilized to
drive the power devices. Further, two diodes are used to enable separate driving paths for
the turn–on and turn–off conditions. A single channel waveform generator 33500B from
Keysight is employed to provide the input signal to the gate driver circuit. The Vds of the
power device and vout of the converter are measured using two of the same high voltage
differential probes in Table 6.2. The output current of the converter, iout, is measured using
an ELDITEST CP6770 current probe. Also, the same oscilloscope in Table ?? is used to
monitor Vds, vout, and iout waveforms. The thermal images of the converter heat sink are
captured using FLIR ONE PRO thermal imaging camera. A Keysight IntegraVision power
analyzer, model PA2203A, is used to measure the total power loss and efficiency of the
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converter. This equipment enables voltage measurements without the need for differential
probes as well as provides direct current measurements through built–in current shunts.
Furthermore, it offers high–accuracy power measurements, with 0.05% basic accuracy and
0.1% best power accuracy, making it possible to recognize small changes in efficiency.






In Chapter 2, the importance of conducting more research on WBG power devices was
presented. The main driving factors behind the need for more research from the industry
perspective are that the technologies of WBG power devices are relatively new; they are not
yet sufficiently mature; and they are subject to updates frequently. Also, in order to acquire
the acceptance from the industry and then increasingly penetrate the power electronics
market, complete and detailed quantifications of the characteristics and behaviors of WBG
power devices as well as widely applying them in the power converters’ sector are strongly
needed. In the context of power device characterization, although some of the previously
performed studies tried to quantify the characteristics of some WBG power devices, all of
the aspects were not taken into consideration. For instance, a single driving path for turning
the power device on and off was used where the switching characterization was performed
at only two gate resistance values in [169], and at different values of gate resistance in [170].
Whereas the author in [124] tested different gate resistances aiming to determine optimal
driving conditions for different SiC MOSFETs. Further, it is worth mentioning that as new
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productions of WBG power devices are emerging, studying their characteristics and then
determining the potentials for their application are significantly needful.
Using the hardware setups that are presented in Chapter 6, a more exhaustive charac-
terization study as well as an assessment of device performance in a hard–switched power
converter system are carried out experimentally in this chapter. Separated driving paths for
turning on and off are employed to fully explore the implications of the gate resistance on
the power devices’ switching characteristics. The main aim is to experimentally charac-
terize the new 1200 V, 33 A SiC cascode and determine its realistic application potentials.
The switching performance and losses of this power device are compared, under the same
hardware setup, to that of a 1200 V, 31 A SiC MOSFET and a 1200 V, 30 A Si IGBT. Fur-
ther, the power devices under study are used in a dc–dc buck converter where the converter
operation and performance with each device are reported. The details of the power devices
under study are provided in Table 7.1 [171, 172, 173, 174]. The first power device is a
SiC FET from UnitedSiC Inc. based on cascode configuration. This configuration, which
enables the normally–off operation of the SiC JFET power devices, was discussed with
more details in Chapter 2 and Chapter 3 of this dissertation. Apart from the SiC cascode,
the second and third power devices in Table 7.1 are a SiC MOSFET and a Si IGBT. The
SiC MOSFET is from ROHM company, while the Si IGBT is from Infineon Technologies.
The SiC MOSFET is based on double–trench structure and belongs to the third generation
of ROHM company’s SiC MOSFETs. 7.1 depicts a schematic cross section of this power
device. The double–trench structure with source trench and gate trench helps to alleviate
the strength of electric field under the gate trench [168, 175]. Further, a SiC Schottky diode
from Cree Inc. is used as a FWD in the DPT board with each of the aforementioned power
devices. It belongs to the fourth generation of the SiC Schottky diodes of this company and
it has a MPS structure. The MPS structure was mentioned earlier in Chapter 3 of this dis-
sertation. The remainder of this chapter is organized as follows. Section 7.2 presents and
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analyzes the experimental study results of the aforementioned power devices. Section 7.3
provides experimental examination of converter operation and efficiency with each power































































































































































































































7.2 Experimental Characterization Results and Analyses
A hard–switched characterization is conducted in this section for the controlled power
devices provided in Table 7.1. Each controlled power device is inserted into the test board
as the DUT along with the SiC Schottky diode as the FWD. As referred to earlier, the goal
is to study the behavior of each power device toward an optimal exploitation of their po-
tential benefits in power converter systems. Further, in order to perform a fair comparison
between these power devices, their switching performances are captured under the same
dc voltage of 800 V and switch current of 20 A. An 800 V is selected as a test voltage in
order to secure an admissible safety margin for the power devices. Considering such safety
margin is important for the 1200 V level power devices due to the voltage overshoot that
may happen during the turn–off transition as well as the voltage ripple that occurs in many
applications. In what follows, the gate driving voltage, Vgs, for each power device is used
within its recommended range values. Also, due to the critical role of the gate resistance in
a power device characterization, the selection of the turn–on gate resistance, Rgon, and the
turn–off gate resistance, Rgoff , of the power devices are performed in a systematic manner,
which consider the tradeoff among the energy losses during power device switching and
the ringing in the power device voltage and current waveforms. The energy measurements
of each power device during the turn–on and turn–off transitions are carried out by inte-




7.2.1.1 1200 V SiC cascode
Using the test circuit in Fig. 6.1 and at room temperature, the SiC cascode is tested with
a dc voltage of 800 V and a switch current of 20 A. The power device turned on and off with
+20 V and –5 V of Vgs, respectively, while the Rgon is selected to be 5 Ω and the Rgoff is
15 Ω. Fig. 7.2 depicts the switching waveforms of the power device. The measured energy
loss during the turn–on transition is 298 µJ against 134 µJ during the turn–off transition.
The current of the power device exhibits an overshoot during the turn–on transition, which
is due to the junction capacitance of the FWD. Further, there is a voltage overshoot during
the turn–off transition of the power device, where it may arise due to the inductance of the
power loop. It is important to mention that the power loop inductance encompasses: (i) the
parasitic inductance of the current commutation path; and (ii) the package inductance of
the power device. The inductance of the current commutation path in turn is produced from
the test board traces and the current probe as well. The current probe here may contribute to
the power loop inductance through increasing the length of the current commutation path.
Furthermore, the ultra fast turn–off switching speed may also cause such overshoot in the
device voltage. On the other hand, oscillations in the voltage and current are observed
during the turn–on and turn–off transitions of the power device. These oscillations may be
induced due to a resonance that could be formed between the power loop inductance and
the device stray capacitance.
The ringing in the voltage and current of a power device as well as the switching energy
losses are intimately linked to the gate resistance. Therefore, these nested relationships are
extensively studied in this work utilizing separated gate resistances for the turn–on and
turn–off conditions, which is not addressed comprehensively in such a manner in earlier
studies. This will lead to gain significant insights for the optimal design of the power con-
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Figure 7.2: Switching characteristics of 1200 V SiC cascode at: Vdc = 800 V, Id = 20 A,
Rgon = 5 Ω, Rgoff = 15 Ω, Vgs = +20/−5 V; Scale: Vgs → 25 V/div, Vds → 250 V/div, Id
→ 10 A/div, time→ 100 ns/div, switching energy→ 100 µJ/div. Turn–on transition (top),
turn–off transition (bottom). Vgs, Vds, Id, switching energy
verters in respect of minimizing switching energy losses of the power devices at reasonable
voltage and current ringing. In this context, the Rgoff is increased while the Rgon is kept the
same, and then, on the contrary, the Rgon is increased while the Rgoff is kept the same. The
switching characteristics during this test process are captured and compared in terms of the
switching energy losses as well as the overshoot and ringing in the voltage and current.
Fig. 7.3 depicts the switching waveforms of the SiC cascode when the Rgoff is increased to
30 Ω and the Rgon is kept unchanged at 5 Ω. The other test conditions in Fig. 7.2, i.e., ap-
plied dc voltage, switch current, and Vgs values, are maintained. It is found that the energy
losses during the turn–on and turn–off transitions are 306 µJ and 194 µJ, respectively. It
is observed that there is a significant increase, over 44.77%, in the turn–off energy loss in
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comparison to the previous case along with a slight increasing in the turn–on energy loss.
Further, the comparison with the previous case revealed that the turn–on characteristics
are approximately the same, while there are reductions in the overshoot and ringing of the
voltage and current during the turn–off transition of the power device. These reductions in
the overshoot and ringing are not as important as the major increase in the device turn–off
energy loss.
Figure 7.3: Switching characteristics of 1200 V SiC cascode at: Vdc = 800 V, Id = 20 A,
Rgon = 5 Ω, Rgoff = 30 Ω, Vgs = +20/−5 V; Scale: Vgs → 25 V/div, Vds → 250 V/div, Id
→ 10 A/div, time→ 100 ns/div, switching energy→ 100 µJ/div. Turn–on transition (top),
turn–off transition (bottom). Vgs, Vds, Id, switching energy
The switching characteristics of the SiC cascode with a Rgon of 20 Ω and a Rgoff of
15 Ω are depicted in Fig. 7.4. The measured turn–on transition energy loss is 512 µJ,
and 132 µJ is the measured turn–off transition energy loss. Compared to the first case,
there is over 71.81% of an increase in the turn–on transition energy loss, while a negligible
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change is observed in the turn–off transition energy loss. Also, it can be seen that the
turn–off waveforms are almost the same, however, a small reduction is observed in the
overshoot of the turn–on current. Such small overshoot reduction in the turn–on current is
less significant compared to the massive increase in the total switching energy loss of the
power device. Therefore, a power converter designer may use another way to alleviate the
voltage and current overshoots, such as minimizing the current commutation route stray
inductance, without a further increase in the total switching energy loss.
Figure 7.4: Switching characteristics of 1200 V SiC cascode at: Vdc = 800 V, Id = 20 A,
Rgon = 20 Ω,Rgoff = 15 Ω, Vgs = +20/−5 V; Scale: Vgs→ 25 V/div, Vds→ 250 V/div, Id→
10 A/div, time→ 100 ns/div, turn–on switching energy→ 200 µJ/div, turn–off switching
energy → 100 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
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7.2.1.2 1200 V SiC MOSFET
The characterization of the SiC MOSFET is performed at room temperature using the
DPT circuit in Fig. 6.1 under a test voltage of 800 V and a 20 A of switch current. The
power device is turned on and off using a Vgs of +15 and –3 V, respectively. Also, the
Rgon is selected to be 5 Ω while the Rgoff is 15 Ω. The turn–on and turn–off switching
waveforms of the power device are depicted in Fig. 7.5. The measurements of switching
energy losses revealed that the turn–on transition energy loss is 1.36 mJ and the turn–off
transition energy loss is 426 µJ. It can be seen that the power device exhibits a higher energy
loss during the turn–on transition, which is over 3 times higher than that during the turn–off
transition. Further, the drop in the power device voltage during the turn–on transition and
the voltage overshoot during the turn–off transition are because of the inductance of the
current commutation path.
The previously described test procedure is pursued in order to quantify the impacts
of the gate resistance on the switching performance of the SiC MOSFET. Here, the Rgoff
is increased to 30 Ω and the Rgon is kept unchanged at 5 Ω under the same other test
conditions. The switching waveforms are captured and shown in Fig. 7.6. Compared to
the previous case in Fig. 7.5, the turn–off transition energy loss is increased by 38.96% to
reach 592 µJ. On the other hand, the measured turn–on transition energy loss is 1.39 mJ,
indicating a small increase compared to the previous case. Also, it can be seen that the
turn–on waveforms are almost the same compared to the previous case, however, there are
reductions in the voltage overshoot and current ringing during the turn–off transition of the
power device.
Also, the switching characteristics of the SiC MOSFET are captured when the Rgon
is increased to 20 Ω and the Rgoff is maintained at 15 Ω with the same other previously
described test conditions. Fig. 7.7 depicts the obtained switching waveforms of the power
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Figure 7.5: Switching characteristics of 1200 V SiC MOSFET at: Vdc = 800 V, Id = 20 A,
Rgon = 5 Ω, Rgoff = 15 Ω, Vgs = +15/−3 V; Scale: Vgs→ 25 V/div, Vds→ 250 V/div, Id→
10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–off switching
energy → 200 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
device. The measured energy losses during the turn–on and turn–off transitions are found
to be 1.97 mJ and 420 µJ, respectively. With comparison to the results in Fig. 7.5, the
energy loss during the turn–on transition is increased by more than 44.85%, while the
energy loss during the turn–off transition exhibits a negligible change. It can be also noted
that the switching waveforms are almost the same as that in Fig. 7.5 regardless of the
aforementioned change in the Rgon.
7.2.1.3 1200 V Si IGBT
The Si IGBT is characterized at room temperature with a dc bus voltage of 800 V and
a 20 A of switch current using the same DPT circuit in Fig. 6.1. The driving condition
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Figure 7.6: Switching characteristics of 1200 V SiC MOSFET at: Vdc = 800 V, Id = 20 A,
Rgon = 5 Ω, Rgoff = 30 Ω, Vgs = +15/−3 V; Scale: Vgs→ 25 V/div, Vds→ 250 V/div, Id→
10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–off switching
energy → 200 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
of the power device includes +15 V for the turn–on condition and –5 V for the turn–off
condition along with a 5 Ω of Rgon and a 15 Ω of Rgoff . The captured switching waveforms
of the power device are shown in Fig. 7.8. The measurements of switching energy losses
revealed that the turn–on transition energy loss is 1.48 mJ and the turn–off transition energy
loss is 708 µJ. It can be noted from the switching waveforms of the power device that there
are a voltage dip and a voltage overshoot during the turn–on and the turn–off transitions,
respectively, which are due to the parasitic inductance of the current commutation path.
To gain insight into the relation between the Rgoff and the Si IGBT characteristics, the
power device is tested at a 30 Ω of Rgoff and a 5 Ω of Rgon under the same other conditions.
Fig. 7.9 illustrates the measured switching waveforms of the power device. The energy loss
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Figure 7.7: Switching characteristics of 1200 V SiC MOSFET at: Vdc = 800 V, Id = 20
A, Rgon = 20 Ω, Rgoff = 15 Ω, Vgs = +15/−3 V; Scale: Vgs → 25 V/div, Vds → 250
V/div, Id → 10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–
off switching energy→ 200 µJ/div. Turn–on transition (top), turn–off transition (bottom).
Vgs, Vds, Id, switching energy
during the turn–on transition is found to be 1.49 mJ while the measured turn–off transition
energy loss is 716 µJ. The comparison with the results in Fig. 7.8 shows that there is a
minor increase in the turn–off transition energy loss despite the considerable increase of the
Rgoff . Further, it can be seen that there is no significant improvement in the turn–off voltage
overshoot compared to the previous case. These reveal that the turn–off characteristics of
the Si IGBT has a weak correlation with the Rgoff .
The Rgon of the power device is increased to 20 Ω while the rest of the test conditions
in Fig. 7.8 are maintained. The captured switching characteristics in this case are shown in
Fig. 7.10. The measurements of the turn–on and turn–off energy losses are found to be 1.98
mJ and 704 µJ, respectively. Over 33.78% of an increase occurred in the turn–on transition
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Figure 7.8: Switching characteristics of 1200 V Si IGBT at: Vdc = 800 V, Id = 20 A, Rgon
= 5 Ω, Rgoff = 15 Ω, Vgs = +15/−5 V; Scale: Vgs → 25 V/div, Vds → 250 V/div, Id →
10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–off switching
energy → 500 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
energy loss with comparison to the turn–on energy loss obtained in Fig. 7.8. Moreover, the
voltage dip during the turn–on transition is reduced due to the increase of the Rgon value,
while there are no notable changes observed in the turn–off characteristics.
7.2.1.4 Comparison of the Switching Waveforms
The captured switching waveforms in Fig. 7.2, Fig. 7.5, and Fig. 7.8 of the three power
devices are compared and analyzed. As mentioned earlier, these waveforms are captured
using the same hardware setup and under analogous operational conditions with a suitable
Vgs value for each power device. A comparison of the switching speeds of the power de-
vices are provided in Table 7.2. It can be seen from these figures that the slopes of the
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Figure 7.9: Switching characteristics of 1200 V Si IGBT at: Vdc = 800 V, Id = 20 A, Rgon
= 5 Ω, Rgoff = 30 Ω, Vgs = +15/−5 V; Scale: Vgs → 25 V/div, Vds → 250 V/div, Id →
10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–off switching
energy → 500 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
SiC cascode voltage and current waveforms are steepest compared to those of the other
two power devices. For example, the turn–on current of the SiC cascode exhibits a rising
speed of about 1.454 kA/µs; however, the turn–on current speeds of the SiC MOSFET and
Si IGBT are 0.363 kA/µs and 0.326 kA/µs, respectively. Also, the SiC cascode switches
during the turn–off transition with 53.333 kV/µs, while the turn–off voltage speeds of the
SiC MOSFET and Si IGBT are measured to be 19.393 kV/µs and 11.428 kV/µs, respec-
tively. The fastest switching speeds of the SiC cascode during the turn–on and turn–off
transitions render it to achieve the lowest turn–on and turn–off energy losses compared to
the other two power devices. Contrastingly, the largest voltage overshoot is exhibited by
the SiC cascode during the turn–off transition. This is because the turn–off current speed
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Figure 7.10: Switching characteristics of 1200 V Si IGBT at: Vdc = 800 V, Id = 20 A, Rgon
= 20 Ω, Rgoff = 15 Ω, Vgs = +15/−5 V; Scale: Vgs → 25 V/div, Vds → 250 V/div, Id →
10 A/div, time→ 100 ns/div, turn–on switching energy→ 500 µJ/div, turn–off switching
energy → 500 µJ/div. Turn–on transition (top), turn–off transition (bottom). Vgs,
Vds, Id, switching energy
of the SiC cascode is highest with comparison to the SiC MOSFET and Si IGBT. Also, it is
observed that the Si IGBT shows the lowest voltage and current ringing as a consequence
of the slow slew rate of its current.
7.2.2 Loss Analysis, Assessment, and Comparison
In this section, comprehensive analyses, assessments, and comparisons of the switching
energy losses and switching speeds of the power devices are presented and reported. A
procedure is followed by varying the Rgon and Rgoff in a separate manner such that the
influences of the gate resistance on the switching energy losses and dynamic behavior of the
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Table 7.2: Comparison of switching speed at: Vdc = 800V , Id = 20 A, Rgon = 5 Ω, Rgoff =
15 Ω, and with the pre–mentioned Vgs for each power device.
Turn–on Turn–off
dv/dt di/dt dv/dt di/dt
(kV/µs) (kA/µs) (kV/µs) (kA/µs)
SiC cascode 16 1.454 53.333 0.888
SiC MOSFET 8.101 0.363 19.393 0.313
Si IGBT 8.311 0.326 11.428 0.246
power devices are captured and then sufficiently analyzed. Firstly, the Rgoff is maintained
constant at 5 Ω while the Rgon is changed in steps within a range of 5 to 25 Ω. Accordingly
and in a similar way, the Rgon is kept unchanged at 5 Ω while the Rgoff is varied within
the same range. Furthermore, the loss profile of the power devices under different blocking
voltages and switching currents are determined and discussed.
Fig. 7.11 depicts the turn–on, turn–off, and total switching energy losses of the power
devices under study at different Rgon values and fixed 5 Ω of Rgoff . The measurements
are conducted at room temperature with a dc voltage of 800 V and a switch current of
20 A and using the same previously mentioned Vgs for each power device. It can be seen
that the turn–on energy losses of all the power devices increase considerably with the Rgon
increases. It is found that when theRgon is increased from 5 to 25 Ω, there are over 45.27%,
58.46% , and 87.91% increases in the turn–on energy loss of the Si IGBT, SiC MOSFET,
and SiC cascode, respectively. This indicates that decreasing the turn–on energy loss of
the Si IGBT and SiC MOSFET by lowering the Rgon to less than 5 Ω will be insignificant,
particularly due to the potential increases of the voltage and current ringing that may result
from such Rgon lowering. Therefore, under the same thermal design, the SiC cascode can
work at a higher switching frequency compared to the other two power devices. Further,
the SiC cascode provides the lowest turn–on energy loss as shown in Fig. 7.11. At a Rgon
of 5 Ω, the turn–on energy loss of the SiC cascode is over 4 times lower than that of the
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SiC MOSFET and almost 5 times lower than that of the Si IGBT. On the other hand, even
though the Rgoff is kept unchanged at 5 Ω, it is observed that there are very slight changes
in the turn–off energy loss of the SiC cascode and SiC MOSFET, however, the turn–off
energy loss of the Si IGBT is almost constant. Moreover, the total switching energy loss is
the highest of the Si IGBT due to its highest turn–on and turn–off energy losses, while it is

















Figure 7.11: Switching energy losses versusRgon at: Vdc = 800 V, Id = 20 A, Vgs = +20/−5
V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs = +15/−5 V for the
Si IGBT. Turn–on energy loss (top), turn–off energy loss (middle), total switching energy
loss (bottom).
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Keeping theRgon constant at 5 Ω and varying theRgoff within a range from 5 to 25 Ω, the
turn–on, turn–off, and total switching energy losses of all the power devices are measured
as shown in Fig. 7.12. The power devices are turned on and off at room temperature under
an 800 V of dc voltage and a 20 A of switch current using the earlier described Vgs values. It
can be seen that the SiC MOSFET experiences a significant decrease in the turn–off energy
loss as the Rgoff decreases. On the other hand, the turn–off energy loss of the Si IGBT is
nearly constant with the Rgoff variations. This points out that a substantial portion of the
turn–off energy loss of the Si IGBT is primarily caused by the tail current. The current
tailing period is relatively long due to the high charge carrier lifetime of the Si IGBT, and
it depends on the recombination mechanism of removing the remaining charge carriers in
the n–base region of the power device [24]. This is why there is a minor effect of the Rgoff
on the turn–off energy loss of the Si IGBT. The SiC cascode exhibits a less rate of decrease
in the turn–off energy loss compared to that of the SiC MOSFET. However, it provides
the lowest turn–off energy loss with comparison to both other power devices within the
considered Rgoff range. For example, at the Rgoff of 15 Ω, the SiC cascode shows a lower
turn–off energy loss of more than 3 times than that of the SiC MOSFET and more than 5
times than that of the Si IGBT. Apart from the turn–off energy loss, it is noted that there
are very limited changes in the turn–on energy loss of all the power devices even with the
fixed value of the Rgon. Furthermore, due to its lowest turn–on and turn–off energy losses,
the SiC cascode shows the lowest total switching energy loss, while on the other hand, the
Si IGBT experiences the highest total switching energy loss as a result of its highest energy


















Figure 7.12: Switching energy losses versus Rgoff at: Vdc = 800 V, Id = 20 A, Vgs =
+20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs = +15/−5 V
for the Si IGBT. Turn–on energy loss (top), turn–off energy loss (middle), total switching
energy loss (bottom).
From Fig. 7.11 and Fig. 7.12, it can be noted that the turn–on energy loss is higher than
the turn–off energy loss of all the power devices, which can be taken into consideration as
an important point in the thermal design and management of the power converters. It can
be also noted from these two figures that the energy losses during the turn–on and turn–off
transitions of the SiC cascode and SiC MOSFET closely correlate to the gate resistance.
On the other hand, such a solid relation is also observed in the turn–on transition of the Si
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IGBT, but it is weak and limited in the turn–off transition. The rate of reduction in the total
switching energy loss of all the power devices with the changes in the Rgon and Rgoff is
tabulated in Table 7.3. It shows that the total switching energy loss is positively correlated
to the Rgon rather than the Rgoff .
Table 7.3: Total switching energy loss reduction with the variations of the Rgon and Rgoff
of the power devices.
Description SiC cascode SiC MOSFET Si IGBT
Reduction in the total switching en-
ergy loss as theRgon decreases from
25 to 5 Ω at 5 Ω of Rgoff
38.483% 32.342% 23.442%
Reduction in the total switching en-
ergy loss as the Rgoff decreases
from 25 to 5 Ω at 5 Ω of Rgon
13.524% 16.105% 1.084%
The switching speeds, i.e., the dv/dt and di/dt, during the turn–on and turn–off tran-
sitions of all the power devices with the variations of the Rgon and fixed 5 Ω of Rgoff are
measured and shown in Fig. 7.13 and Fig. 7.14, respectively. The SiC cascode exhibits the
highest switching speeds during the turn–on transition within the entire considered range
of the Rgon. Also, it can be seen that the turn–on dv/dt and di/dt of all the power devices
significantly increases as the Rgon decreases. The maximum turn–on dv/dt of the SiC cas-
code is 16.842 kV/µs, while it is measured to be 8.421 kV/µs and 8.311 kV/µs of the SiC
MOSFET and Si IGBT, respectively. The maximum turn–on di/dt, on the other hand, is
measured to be 1.333 kA/µs, 0.432 kA/µs, and 0.333 kA/µs of the SiC cascode, SiC MOS-
FET, and Si IGBT, respectively. These maximum values are achieved at 5 Ω of Rgon. The
lower the Rgon is, the faster the power device switches during the turn–on transition and
the lower the turn–on energy loss. However, it should not be forgotten that lowering the
gate resistance may engender some critical issues such as voltage and current ringing that
arise in most of the power devices and increased EMI particularly in the SiC power devices
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[176]. It is worth mentioning that despite the fixed value of the Rgoff , slight changes are












Figure 7.13: Turn–on dv/dt and di/dt versus the Rgon at: Vdc = 800 V, Id = 20 A, Vgs =
+20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs = +15/−5
V for the Si IGBT. Turn–on dv/dt (top), turn–on di/dt (bottom).
Fig. 7.15 depicts the turn–off dv/dt and di/dt with the variation of the Rgoff of all the
power devices at a constant 5 Ω of Rgon. Again, the SiC cascode has the highest switching
speed capabilities compared to the SiC MOSFET and Si IGBT within the entire considered
range of the Rgoff . As expected, the trend of the turn–off dv/dt and di/dt increases as the
Rgoff decreases. However, the rate of increase here is notably less in comparison to the
turn–on switching speeds increases in Fig. 7.13. This means that the correlation between
the turn–off switching speeds and the Rgoff is relatively less compared to that between the
turn–on switching speeds and the Rgon. Further, it can be noted that the Rgoff has a limited
influence on the turn–off switching speeds of the Si IGBT. The maximum turn–off dv/dt













Figure 7.14: Turn–off dv/dt and di/dt versus the Rgon at: Vdc = 800 V, Id = 20 A, Vgs =
+20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs = +15/−5
V for the Si IGBT. Turn–off dv/dt (top), turn–off di/dt (bottom).
24.615 kV/µs of the SiC MOSFET and 11.636 kV/µs of the Si IGBT at the same value of
the Rgoff . It is worth mentioning that the turn–on switching speeds in this case are changed
insignificantly as the Rgon is fixed at 5 Ω.
From Fig. 7.13 and Fig. 7.14, it is paramount of importance to note that at some
particular Rgon values, the turn–off di/dt is notably higher than the turn–on di/dt. The
high turn–off di/dt may engender various switching related issues of a power device. It
may cause for example a ringing in the turn–off current, particularly in the power devices
that have large values of drain to source capacitance. The ringing in the turn–off current
may lead the source stray inductance voltage to oscillate, which may in turn engender
oscillations in the gate voltage and drive the power device to switch improperly [170].
Thereby, it is important to lower the turn–off di/dt in order to overcome such switching













Figure 7.15: Turn–off dv/dt and di/dt versus the Rgoff at: Vdc = 800 V, Id = 20 A, Vgs =
+20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs = +15/−5
V for the Si IGBT. Turn–off dv/dt (top), turn–off di/dt (bottom).
energy loss of each of the power devices under the study will not be considerably affected,
because the major portion of the total switching energy loss of each power device comes
from the turn–on energy loss. Therefore, the Rgon of the power devices is selected to be 5
Ω while the Rgoff is selected to be 15 Ω. This will secure a passable tradeoff between the
switching energy losses and the dv/dt and di/dt.
The switching energy losses of the power devices at different values of switch current
are also measured and analyzed. The measured turn–on, turn–off, and total switching en-
ergy losses for a range of 4 A to 20 A of current are shown in Fig. 7.16. The measurements
are collected at room temperature and a dc voltage of 800 V using the same previously
mentioned Vgs values for each power device. The Rgon and Rgoff of all the power devices
are 5 Ω and 15 Ω, respectively. The turn–on and turn–off energy losses substantially in-
crease of the SiC MOSFET and Si IGBT as the current increases, while they increase with a
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lower pace of the SiC cascode. On the other hand, the SiC cascode experiences the slowest
pace of energy loss increase during the turn–on and turn–off transitions. When the current
is varied from 4 A to 20 A, the turn–on energy losses of the Si IGBT, SiC MOSFET, and
SiC cascode are increased by factors of more than 10, 8, and 4, respectively. While the
turn–off energy losses at 20 A are found to be more than 5, 11, and 4 times than that at 4
A of the Si IGBT, SiC MOSFET, and SiC cascode, respectively. It is also observed that
the Si IGBT has a lower turn–on energy loss than the SiC MOSFET at current values of
12 A and below. Again, the SiC cascode experiences the smallest total switching energy
loss within the full considered current range as a result of its lowest turn–on and turn–off
energy losses. For instance, at a 16 A of switch current, the total switching energy loss of
the SiC cascode is approximately lower by 4 times than that of the SiC MOSFET and by
5 times than that of the Si IGBT. This is an important aspect of the SiC cascode such that
the power device can counterbalance the switching energy losses that may arise from the
operation at high switching frequencies.
The correlation between the blocking voltage and the switching energy losses is also
studied and reported. Fig. 7.17 shows the measurements at room temperature of the switch-
ing energy losses under different blocking voltages from 400 V to 800 V and 15 A of switch
current. The Rgon is 5 Ω and the Rgoff is 15 Ω of all the power devices. At 600 V and be-
yond, it is found that the turn–on energy loss of the Si IGBT can vie that of the SiC MOS-
FET; however, the SiC MOSFET shows a relative superiority below 600 V. It is observed
that the turn–on energy loss of the SiC cascode at blocking voltage of 800 V is more than
6 times that at 400 V. Also, the turn–on energy loss is over 2 times at 800 V of blocking
voltage compared to that at 400 V of the SiC MOSFET and Si IGBT. Concurrently, the
turn–off energy loss at 800 V is recorded compared to that at 400 V to be about 1.5 times
of the SiC cascode, over 2 times of the SiC MOSFET, and relatively above 1.5 times of


















Figure 7.16: Switching energy losses versus different switch current levels at: Vdc = 800
V, Vgs = +20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs =
+15/−5 V for the Si IGBT, Rgon = 5 Ω and Rgoff = 15 Ω of all the power devices. Turn–on
energy loss (top), turn–off energy loss (middle), total switching energy loss (bottom).
loss increase, the other two power devices, i.e., the SiC MOSFET and Si IGBT, still have
to dissipate turn–on energy almost 4 times that of the SiC cascode at 800 V of blocking
voltage. Further, it is noted that there is a weaker correlation between the turn–off energy
loss and the power device blocking voltage. The total switching energy loss of the SiC



















Figure 7.17: Switching energy losses versus different blocking voltages at: Id = 15 A,
Vgs = +20/−5 V for the SiC cascode, Vgs = +15/−3 V for the SiC MOSFET, Vgs =
+15/−5 V for the Si IGBT, Rgon = 5 Ω and Rgoff = 15 Ω of all the power devices. Turn–on
energy loss (top), turn–off energy loss (middle), total switching energy loss (bottom).
7.3 Experimental Device Application and Assessment in a
Hard–Switched Power Converter System
In this section, the controlled power devices provided in Table 7.1 are studied in the
presented hard–switched non–isolated dc–dc buck converter in Chapter 6. As mentioned
earlier in Chapter 6, in order to perform a fair comparison, the converter is operated using
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the same reactive components in multiple iterations comparing each power device. This
ensures an identical operational environment in terms of the components as well as parasitic
and stray inductances of the converter. Further, a SiC Schottky diode from Cree, Inc.,
C4D15120D, is integrated with each controlled power device in the converter construction
[177]. This SiC Schottky diode also belongs to the forth generation of Cree’s SiC Schottky
diodes and based on MPS design.
Table 7.4: Gate Driving Conditions.
Power device Rgon Rgoff Vgson Vgsoff
SiC cascode 5 Ω 15 Ω +20 V –5 V
SiC MOSFET 5 Ω 15 Ω +15 V –3 V
Si IGBT 5 Ω 15 Ω +15 V –5 V
A set of tests are conducted on the converter with each controlled power device under
open loop operation at a duty cycle of 0.5 and with a resistive load of 200 Ω. Based on the
extracted device characteristics and behavior information in the previous section, the Rgon
and Rgoff values of the power devices are selected. Table 7.4 summarizes the gate driving
conditions of the power devices. Fig. 7.18, Fig. 7.19, and Fig. 7.20 depict the experimental
operation waveforms of the converter with the SiC cascode, SiC MOSFET, and Si IGBT,
respectively, at 800 V of vin and different switching frequencies. It can be noted that the
power devices are typically blocking the value of vin. Further, it can be observed that there
are voltage and current ringing in the vout and iout waveforms of the converter at the turn–on
instants of the power devices. The largest magnitudes of these voltage and current ringing
are provided by the converter with the SiC cascode.
In order to have a perception of the thermal condition of the converter, the converter heat
sink temperature is measured with each power device. In each case, the thermal images are
captured after two minutes of converter operation under 800 V of vin at different switching
frequencies. Fig. 7.21, Fig. 7.22, and Fig. 7.23 depict the heat sink temperatures of
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the converter with the SiC cascode, SiC MOSFET, and Si IGBT at 20 kHz, 50 kHz, and
100 kHz of switching frequency. The indicator in these thermal images refers to the focus
point in the heat sink close to the power device location. It is found that the SiC cascode
based converter experiences the lowest percentage increase in heat sink temperature with
the switching frequency increase. As the switching frequency increases from 20 kHz to
100 kHz, the heat sink temperature increases by roughly 33.454%, 40.425%, and 47.383%
of the converter with the SiC cascode, SiC MOSFET, and Si IGBT, respectively. A low
heat sink temperature refers to a low power loss, and hence the lowest total power loss is
expected to be yielded from the SiC cascode based converter.
The experimental total power loss and efficiency measurements of the converter are
conducted through measuring the voltages and currents at the input and output sides of
the converter. Fig. 7.24 depicts the total power loss and efficiency measurements of the
converter with SiC cascode, SiC MOSFET, and Si IGBT at different values of vin and 20
kHz of switching frequency. It can be noted that the SiC cascode based converter provides
the lowest total power loss and highest efficiency compared to the SiC MOSFET and Si
IGBT based converters. At 800 V of vin, the SiC cascode based converter efficiency comes
up to be 96.172%, whereas the efficiency of the converter with the SiC MOSFET and Si
IGBT are 95.976% and 95.909%, respectively. Fig. 7.25 shows the measurements of the
total power loss and efficiency of the converter with the SiC cascode, SiC MOSFET, and Si
IGBT at different switching frequencies and 800 V of vin. It is found that the SiC cascode
based converter experiences less total power loss, and thereby it is more efficient compared
to the SiC MOSFET and Si IGBT based converters within the tested switching frequency
range. Thus, using the SiC cascode in the construction of non–isolated dc–dc buck con-
verters can bring substantial benefits in terms of efficiency improvements, reducing thermal
design and cooling system requirements, and decreasing reactive components’ sizes.
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7.4 Conclusions
An extensive experimental study of the characteristics and performances of three 1200
V level power devices was conducted and presented in this chapter. The major attributes
of the power devices were extracted under the same hardware setup and compared. The
switching performances, energy losses, and speeds were analyzed using separated turn–on
and turn–off gate driving paths for each power device. The SiC cascode exhibits the steep-
est voltage and current slopes; however, it shows the largest turn–off voltage overshoot.
The measurements and analysis of the switching energy losses showed that the SiC cas-
code provides the lowest turn–on and turn–off energy losses compared to the SiC MOSFET
and Si IGBT. The lowest switching energy losses of the SiC cascode render it an excellent
candidate to increase the overall efficiency of power conversion systems and also offer op-
eration at high switching frequencies under the same thermal design condition of the other
two power devices. Moreover, a strong correlation between the total switching energy loss
and the Rgon was observed of all the power devices. Also, it was revealed that the corre-
lation among the switching speeds and the Rgoff during the turn–off transition is weaker
than that between the switching speeds and the Rgon during the turn–on transition. From
the performed analysis of the switching performance and determined switching energy loss
profile for each power device, the optimal values of theRgon andRgoff were identified. Fur-
thermore, a non–isolated dc–dc buck converter, designed and constructed for experimental
verification of each controlled power device in hard–switched power converters, was also
presented in this chapter. Under identical operational environment and conditions, the op-
eration, thermal condition, total power loss, and efficiency of the converter with each power
device were reported and analyzed. The results revealed a superiority of the SiC cascode
based converter compared to the SiC MOSFET and Si IGBT based converters.
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Figure 7.18: Operation waveforms of the converter with the SiC cascode at 800 V of vin
and switching frequency of 20 kHz (top), 50 kHz (middle), and 100 kHz (bottom). Scale:
Vds, vout→ 250 V/div, iout→ 1 A/div, time→ 40 µs/div. Vds, iout, vout.
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Figure 7.19: Operation waveforms of the converter with the SiC MOSFET at 800 V of vin
and switching frequency of 20 kHz (top), 50 kHz (middle), and 100 kHz (bottom). Scale:
Vds, vout→ 250 V/div, iout→ 1 A/div, time→ 40 µs/div. Vds, iout, vout.
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Figure 7.20: Operation waveforms of the converter with the Si IGBT at 800 V of vin and
switching frequency of 20 kHz (top), 50 kHz (middle), and 100 kHz (bottom). Scale: Vds,
vout→ 250 V/div, iout→ 1 A/div, time→ 40 µs/div. Vds, iout, vout.
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Figure 7.21: Heat sink thermal image of the converter with the SiC cascode at 800 V of vin
and switching frequency of 20 kHz (left), 50 kHz (middle), and 100 kHz (right).
Figure 7.22: Heat sink thermal image of the converter with the SiC MOSFET at 800 V of
vin and switching frequency of 20 kHz (left), 50 kHz (middle), and 100 kHz (right).
Figure 7.23: Heat sink thermal image of the converter with the Si IGBT at 800 V of vin and













Figure 7.24: Power loss and efficiency of the converter with the SiC cascode, SiC MOS-












Figure 7.25: Power loss and efficiency of the converter with the SiC cascode, SiC MOS-
FET, and Si IGBT at different switching frequencies with 800 V of vin.
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Chapter 8
Conclusions and Future Work
8.1 Conclusions
In this dissertation, the potentials of WBG technology based power devices in advanc-
ing energy savings and power conversion systems were studied and presented. The fol-
lowed methodology included performing power device characterization at both the power
converter and device levels, extracting the power device key attributes, conducting compre-
hensive comparative analyses and assessments, and designing of high performance dc–dc
power converters. A highly efficient, highly performing, and reliable non–isolated dc–
dc buck converter was designed for industrial applications. It was based on the GaN E–
HEMT/SiC Schottky diode combination and showed superior performance under different
operating conditions along with the potential of having remarkably less size and weight.
Moreover, for high step–up applications, particularly for implementations of panel level
configuration of PV systems and fuel cell stacks based systems, high efficiency and per-
formance dc–dc SEPIC and ZETA converters based on different WBG power device tech-
nologies were proposed. The dc–dc SEPIC converter was developed with all–SiC power
devices and showed great performance efficiency. On the other hand, two dc–dc ZETA
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converters, one was based on 650 V GaN E–HEMT, while the other was based on 1200
V SiC MOSFET, and both integrated with same type of diode, were designed and the
analyses showed their outstanding performances and efficiencies under different operating
conditions. Furthermore, a laboratory experiment was set up to study the performances
of three 1200 V level controlled power devices using separate turn–on and turn–off gate
driving paths for each power device. The major attributes, switching energy loss profiles,
and optimal driving conditions of the power devices were extracted experimentally and
reported. Moreover, the potential benefits of each power device in a hard–switched non–
isolated dc–dc buck converter were also experimentally studied and presented. The results
and analyses provided in this dissertation offer guidelines and valuable knowledge for loss
expectation, efficiency estimation, and help to design advanced power conversion systems
based on WBG power devices.
8.2 Future Work
Currently, one crucial question is that to what extent the technology of WBG power
devices is matured to massively penetrate power converter applications in the foreseeable
future. For a particular application, a power converter should be designed to fulfill the de-
sign requirements with highest performance and efficiency and lowest cost. Even though
some details about the WBG power devices are provided by their manufacturers, these data
neither represent solid basis for comparison with the Si power devices nor explore the real-
istic behaviors and potentials of the WBG power devices in power converter applications.
In this context, and based on the presented work in this dissertation, the prospective topics
below are suggested to be explored in the future:
• A systematic experimental methodology for extensively extracting the static charac-
teristics of the power devices in this study under the same setup and same conditions
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would provide more insight toward determining the optimal applications of the de-
vices.
• As previously stated in Chapter 2 of this dissertation, a widespread adoption of the
WBG power devices is very necessary to not only build up behavior and performance
portfolio for these devices, but also to identify their reliability issues, earn market and
industry confidence, and even develop new power conversion systems for emerging
applications.
• The EMI generation in dc–dc power converters employing WBG power devices may
also be studied in order to perform comprehensive tradeoff between the efficiency
and switching energy losses from one hand with the EMI generation on the other
hand.
• Developing and manufacturing of GaN–on–GaN vertical power devices may enable
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